mc68hc912dg128 Freescale Semiconductor, Inc, mc68hc912dg128 Datasheet - Page 287

• Manufacturer Part Number: mc68hc912dg128
• Description: M68hc12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

MC68HC912DG128 — Rev 3.0
MOTOROLA
CAUTION:
SRW — Slave Read/Write
This bit is only valid when the IIC is in slave mode, a complete address
transfer has occurred with an address match and no other transfers have
been initiated.
IBIF — IIC Bus Interrupt Flag
RXAK — Received Acknowledge
5. A stop condition is detected when the master did not request it.
1. Complete one byte transfer (set at the falling edge of the 9th
2. Receive a calling address that matches its own specific address in
3. Arbitration lost.
Freescale Semiconductor, Inc.
This bit must be cleared by software, by writing a one to it.
When IAAS is set this bit indicates the value of the R/W command bit
of the calling address sent from the master.
Checking this bit, the CPU can select slave transmit/receive mode
according to the command of the master.
The IBIF bit is set when an interrupt is pending, which will cause a
processor interrupt request provided IBIE is set. IBIF is set when one
of the following events occurs:
This bit must be cleared by software, writing a one to it, in the interrupt
routine.
The value of SDA during the acknowledge bit of a bus cycle. If the
received acknowledge bit (RXAK) is low, it indicates an acknowledge
signal has been received after the completion of 8 bits data
transmission on the bus. If RXAK is high, it means no acknowledge
signal is detected at the 9th clock.
For More Information On This Product,
0 = Slave receive, master writing to slave
1 = Slave transmit, master reading from slave
0 = Acknowledge received
1 = No acknowledge received
clock).
slave receive mode.
Go to: www.freescale.com
Inter-IC Bus
IIC Register Descriptions
Technical Data
Inter-IC Bus
287