mc68hc705k1 Freescale Semiconductor, Inc, mc68hc705k1 Datasheet - Page 36

• Manufacturer Part Number: mc68hc705k1
• Description: Hcmos Microcontroller Unit
• Manufacturer: Freescale Semiconductor, Inc

Central Processor Unit (CPU)
3.3.5 Condition Code Register
Technical Data
The condition code register (CCR) shown in
register whose three most significant bits are permanently fixed at 111.
The condition code register contains the interrupt mask and four flags
that indicate the results of prior instructions.
H — Half-Carry Flag
I — Interrupt Mask Flag
Reset:
Read:
Write:
The CPU sets the half-carry flag when a carry occurs between bits 3
and 4 of the accumulator during an add without carry (ADD) or add
with carry (ADC) operation. The half-carry bit is required for
binary-coded decimal (BCD) arithmetic operations. Reset has no
affect on the half-carry flag.
Setting the interrupt mask (I) disables interrupts. If an interrupt
request occurs while the interrupt mask is a logic 0, the CPU saves
the CPU registers on the stack, sets the interrupt mask, and then
fetches the interrupt vector. If an interrupt request occurs while the
interrupt mask is set, the interrupt request is latched. The CPU
processes the latched interrupt as soon as the interrupt mask is
cleared again.
A return-from-interrupt (RTI) instruction pulls the CPU registers from
the stack, restoring the interrupt mask to its cleared state. After a
reset, the interrupt mask is set and can be cleared only by a clear
interrupt mask bit (CLI), STOP, or WAIT instruction.
Freescale Semiconductor, Inc.
For More Information On This Product,
Bit 7
1
1
Central Processor Unit (CPU)
Figure 3-6. Condition Code Register (CCR)
Go to: www.freescale.com
= Unimplemented
6
1
1
5
1
1
H
U
4
U = Unaffected
3
1
I
Figure 3-6
MC68HC705K1 — Rev. 2.0
N
U
2
is an 8-bit
U
1
Z
Bit 0
C
U