peb20542 Infineon Technologies Corporation, peb20542 Datasheet - Page 216

no-image

peb20542

Manufacturer Part Number
peb20542
Description
2 Channel Serial Optimized Communication Controller With Dma
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20542F
Manufacturer:
infineon
Quantity:
6
Data Sheet
XON(7:0)
XOFF(7:0)
XON Character
This bit field specifies the XON character for in-band flow control in
ASYNC protocol mode. The number of significant bits starting with the
LSB depends on the character length (5..8 bits) selected via bit field
’CHL(1:0)’ in register CCR3L.
A received character is recognized as a valid XON-character, if
• the character was correctly framed (character length as programmed
• each bit position of the received character which is not masked via
Received characters recognized as XON character are stored in the
receive FIFO as normal receive data unless disabled with bit
CCR3L:DXS. An appropriate ’XON’ interrupt is generated (if enabled)
and the transmitter is switched into ’XON’ state if in-band flow control is
enabled via bit ’FLON’ in register CCR2H.
XOFF Character
This bit field specifies the XOFF character for in-band flow control in
ASYNC protocol mode. The number of significant bits starting with the
LSB depends on the character length (5..8 bits) selected via bit field
’CHL(1:0)’ in register CCR3L.
A received character is recognized as a valid XOFF-character, if
• the character was correctly framed (character length as programmed
• each bit position of the received character which is not masked via
Received characters recognized as XOFF character are stored in the
receive FIFO as normal receive data unless disabled with bit
CCR3L:DXS. An appropriate ’XOFF’ interrupt is generated (if enabled)
and the transmitter is switched into ’XOFF’ state if in-band flow control is
enabled via bit ’FLON’ in register CCR2H.
and correct parity if checking is enabled)
register
and correct parity if checking is enabled)
register
MXOFF
MXON
matches with the corresponding bit in register XON.
matches with the corresponding bit in register XOFF.
5-216
Register Description (XOFF)
(async mode)
(async mode)
PEB 20542
PEF 20542
2000-09-14

Related parts for peb20542