74vcx16827 Fairchild Semiconductor, 74vcx16827 Datasheet

no-image

74vcx16827

Manufacturer Part Number
74vcx16827
Description
74vcx16827 Low Voltage 20-bit Buffer/line Driver With 3.6v Tolerant Inputs And Outputs
Manufacturer
Fairchild Semiconductor
Datasheet
© 2002 Fairchild Semiconductor Corporation
74VCX16827MTD
74VCX16827
Low Voltage 20-Bit Buffer/Line Driver with
3.6V Tolerant Inputs and Outputs
General Description
The VCX16827 contains twenty non-inverting buffers with
3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver carrying parity. The device is byte controlled. Each
byte has NOR output enables for maximum control flexibil-
ity.
The 74VCX16827 is designed for low voltage (1.2V to
3.6V) V
The 74VCX16827 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Ordering Code:
Devices also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Order Number
CC
applications with I/O capability up to 3.6V.
Package Number
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
DS500131
Features
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to V
value of the resistor is determined by the current-sourcing capability of the
driver.
Pin Descriptions
1.2V to 3.6V V
3.6V tolerant inputs and outputs
t
Power-off high impedance inputs and outputs
Supports live insertion and withdrawal (Note 1)
Static Drive (I
Uses patented noise/EMI reduction circuitry
Latch-up performance exceeds 300 mA
ESD performance:
PD
Pin Names
OE
I
O
0
2.5 ns max for 3.0V to 3.6V V
Human body model
Machine model
–I
0
24 mA @ 3.0V V
–O
n
19
Package Description
19
OH
CC
Output Enable Input (Active LOW)
Inputs
Outputs
/I
OL
supply operation
)
200V
CC
CC
2000V
through a pull-up resistor; the minimum
March 1998
Revised October 2002
Description
CC
www.fairchildsemi.com

Related parts for 74vcx16827

74vcx16827 Summary of contents

Page 1

... The device is byte controlled. Each byte has NOR output enables for maximum control flexibil- ity. The 74VCX16827 is designed for low voltage (1.2V to 3.6V) V applications with I/O capability up to 3.6V. CC The 74VCX16827 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation ...

Page 2

... Immaterial (HIGH or LOW, inputs may not float) Z High Impedance Functional Description The 74VCX16827 contains twenty non-inverting buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by Output Enable (OE ) inputs ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATED Outputs Active (Note 3) 0. Input Diode Current ( Output ...

Page 4

DC Electrical Characteristics Symbol Parameter V LOW Level Output Voltage OL I Input Leakage Current I I 3-STATE Output Leakage OZ I Power-OFF Leakage Current OFF I Quiescent Supply Current CC I Increase in I per Input CC CC Note ...

Page 5

AC Electrical Characteristics Symbol Parameter t , Propagation Delay C PHL t PLH Output Enable Time C PZL t PZH Output Disable Time C PLZ t PHZ C t Output to Output Skew C ...

Page 6

AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 3. 3-STATE Output High Enable and Disable Times for Low ...

Page 7

AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 6. Waveform for Inverting and Non-Inverting Functions FIGURE 7. 3-STATE Output High Enable and Disable Times for Low ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...

Related keywords