74vcx32374 Fairchild Semiconductor, 74vcx32374 Datasheet
74vcx32374
Available stocks
Related parts for 74vcx32374
74vcx32374 Summary of contents
Page 1
... The device is byte controlled. A buff- ered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 32-bit opera- tion. The 74VCX32374 is designed for low voltage (1.2V to 3.6V) V applications with I/O compatibility up to 3.6V. CC The 74VCX32374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain- ing low CMOS power dissipation ...
Page 2
Connection Diagram (Top Thru View) Truth Tables Inputs – Inputs – ...
Page 3
... Functional Description The 74VCX32374 consists of thirty-two edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte func- tioning identically, but independent of the other. The control pins can be shorted together to obtain full 32-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte ...
Page 4
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATED Outputs Active (Note 5) 0. Input Diode Current ( Output ...
Page 5
DC Electrical Characteristics Symbol Parameter V LOW Level Output Voltage OL I Input Leakage Current I I 3-STATE Output Leakage OZ I Power-OFF Leakage Current OFF I Quiescent Supply Current CC I Increase in I per Input CC CC Note ...
Page 6
AC Electrical Characteristics Symbol Parameter t Hold Time Pulse Width Note 8: For add approximately 300 ps to the AC maximum specification Dynamic Switching Characteristics Symbol Parameter V ...
Page 7
AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low ...
Page 8
AC Loading and Waveforms (V TEST PLH PZL PZH FIGURE 8. Waveform for Inverting and Non-Inverting Functions FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic FIGURE ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...