m36w832te STMicroelectronics, m36w832te Datasheet - Page 15

no-image

m36w832te

Manufacturer Part Number
m36w832te
Description
32 Mbit 2mb X16, Boot Block Flash Memory And 8 Mbit 512kb X16 Sram, Multiple Memory Product
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M36W832TE
Manufacturer:
ST
0
Part Number:
m36w832te-85ZA6
Manufacturer:
ST
0
Part Number:
m36w832te70ZA6
Manufacturer:
ST
0
Part Number:
m36w832te85ZA6
Manufacturer:
ST
0
Part Number:
m36w832te85ZA6
Manufacturer:
ST
Quantity:
20 000
Flash Command Interface
All Bus Write operations to the memory are inter-
preted by the Command Interface. Commands
consist of one or more sequential Bus Write oper-
ations. An internal Program/Erase Controller han-
dles all timings and verifies the correct execution
of the Program and Erase commands. The Pro-
gram/Erase Controller provides a Status Register
whose output may be read at any time during, to
monitor the progress of the operation, or the Pro-
gram/Erase states. See Table 4, Command
Codes, for a summary of the commands and see
Appendix 31, Table 34, Write State Machine Cur-
rent/Next, for a summary of the Command Inter-
face.
The Command Interface is reset to Read mode
when power is first applied, when exiting from Re-
set or whenever V
mand sequences must be followed exactly. Any
invalid combination of commands will reset the de-
vice to Read mode. Refer to Table 3, Flash Com-
mand Codes, in conjunction with the following text
descriptions.
Table 3. Flash Command Codes
Hex Code
C0h
D0h
B0h
FFh
01h
10h
20h
2Fh
30h
40h
50h
55h
56h
60h
70h
90h
98h
Block Lock confirm
Program
Erase
Block Lock-Down confirm
Double Word Program
Program
Clear Status Register
Reserved
Quadruple Word Program
Block Lock, Block Unlock, Block Lock-
Down
Read Status Register
Read Electronic Signature
Read CFI Query
Program/Erase Suspend
Protection Register Program
Program/Erase Resume, Block Unlock
confirm
Read Memory Array
DDF
is lower than V
Command
LKO
. Com-
Read Memory Array Command. The
command returns the memory to its Read mode.
One Bus Write cycle is required to issue the Read
Memory Array command and return the memory to
Read mode. Subsequent read operations will read
the addressed location and output the data. When
a device Reset occurs, the memory defaults to
Read mode.
Read Status Register Command. The
Register indicates when a program or erase oper-
ation is complete and the success or failure of the
operation itself. Issue a Read Status Register
command to read the Status Register’s contents.
Subsequent Bus Read operations read the Status
Register at any address, until another command is
issued. See Table 11, Status Register Bits, for de-
tails on the definitions of the bits.
The Read Status Register command may be is-
sued at any time, even during a Program/Erase
operation. Any Read attempt during a Program/
Erase operation will automatically output the con-
tent of the Status Register.
Read Electronic Signature Command. The
Read Electronic Signature command reads the
Manufacturer and Device Codes and the Block
Locking Status, or the Protection Register.
The Read Electronic Signature command consists
of one write cycle, a subsequent read will output
the Manufacturer Code, the Device Code, the
Block Lock and Lock-Down Status, or the Protec-
tion and Lock Register. See Tables 5, 6 and 7 for
the valid address.
Read CFI Query Command. The Read Query
Command is used to read data from the Common
Flash Interface (CFI) Memory Area, allowing pro-
gramming equipment or applications to automati-
cally match their interface to the characteristics of
the device. One Bus Write cycle is required to is-
sue the Read Query Command. Once the com-
mand is issued subsequent Bus Read operations
read from the Common Flash Interface Memory
Area. See Appendix B, Common Flash Interface,
Tables 28, 29, 30, 31, 32 and 33 for details on the
information contained in the Common Flash Inter-
face memory area.
Block Erase Command. The Block Erase com-
mand can be used to erase a block. It sets all the
bits within the selected block to ’1’. All previous
data in the block is lost. If the block is protected
then the Erase operation will abort, the data in the
block will not be changed and the Status Register
will output the error.
Two Bus Write cycles are required to issue the
command.
The first bus cycle sets up the Erase command.
M36W832TE, M36W832BE
Status
Read
15/64

Related parts for m36w832te