r4f2426 Renesas Electronics Corporation., r4f2426 Datasheet - Page 997

no-image

r4f2426

Manufacturer Part Number
r4f2426
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVZFQV
Manufacturer:
REA
Quantity:
150
Part Number:
r4f24268NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
[Legend]
x:
Bit
5
4
3
2
1
Don't care
Bit Name
SCANE
SCANS
CKS1
CKS0
ADSTCLR 0
Initial
Value
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
Description
Scan Mode
These bits select the A/D conversion operating mode.
0x: Single mode
10: Scan mode. A/D conversion is performed continuously for
11: Scan mode. A/D conversion is performed continuously for
Clock Select 1 and 0
These bits select the A/D conversion clock (ADCLK) and
specify the A/D conversion time in combination with the
EXCKS bit.
First select the A/D conversion time while ADST = 0 in
ADCSR and then set the mode of A/D conversion. Before
entering software standby mode or module stop mode, set
these bits to B'11.
Set CKS1 and CKS0 bits appropriately so that the ADCLK
frequency is 10 MHz or less.
EXCKS, CKS1, and CKS0
000: Setting prohibited
001: A/D conversion time = 268 states (max.) at ADCLK = φ/4
010: A/D conversion time = 138 states (max.) at ADCLK = φ/2
011: A/D conversion time = 73 states (max.) at ADCLK = φ
100: Setting prohibited
101: A/D conversion time = 172 states (max.) at ADCLK = φ/4
110: A/D conversion time = 90 states (max.) at ADCLK = φ/2
111: A/D conversion time = 49 states (max.) at ADCLK = φ
A/D Start Clear
This bit enables or disables automatic clearing of the ADST bit
in scan mode.
0: The ADST bit is not automatically cleared to 0 in scan
1: The ADST bit is cleared to 0 upon completion of the A/D
mode.
conversion for all of the selected channels in scan mode.
channels 1 to 4.
channels 1 to 8.
Rev. 1.00 Sep. 19, 2008 Page 969 of 1270
Section 17 A/D Converter
REJ09B0466-0100

Related parts for r4f2426