MC68HC705 MOTOROLA [Motorola, Inc], MC68HC705 Datasheet - Page 49

no-image

MC68HC705

Manufacturer Part Number
MC68HC705
Description
HCMOS Microcontroller Unit
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705
Manufacturer:
ON
Quantity:
66
Part Number:
MC68HC705
Manufacturer:
MOTOROLA
Quantity:
9 066
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705B16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
2 132
Part Number:
MC68HC705B16CFN
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705B16CFNE
Manufacturer:
FREESCALE
Quantity:
2 512
Part Number:
MC68HC705B16NCFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705B16NCFNE
Manufacturer:
FREESCALE
Quantity:
2 513
Part Number:
MC68HC705B5B
Manufacturer:
MOTOROLA
Quantity:
20 000
4.3.2 External Interrupt (IRQ)
MC68HC705C8A — Rev. 2.0
MOTOROLA
NOTE:
An interrupt signal on the IRQ pin latches an external interrupt request.
After completing the current instruction, the CPU tests these bits:
Setting the I bit in the CCR disables external interrupts.
If the IRQ latch is set and the I bit is clear, the CPU then begins the
interrupt sequence. The CPU clears the IRQ latch while it fetches the
interrupt vector, so that another external interrupt request can be latched
during the interrupt service routine. As soon as the I bit is cleared during
the return-from-interrupt (RTI) instruction, the CPU can recognize the
new interrupt request.
Figure 4-1
shows an external interrupt timing diagram for the interrupt line. The
timing diagram illustrates two treatments of the interrupt line to the
processor.
The internal interrupt latch is cleared in the first part of the interrupt
service routine. Therefore, a new external interrupt pulse could be
latched and serviced as soon as the I bit is cleared.
If the IRQ pin is not in use, connect it to the V
1. Two single pulses on the interrupt line are spaced far enough
2. Many interrupt lines are “wire-ORed” to the IRQ line. If the
IRQ latch
I bit in the CCR
apart to be serviced. The minimum time between pulses is a
function of the length of the interrupt service.
Once a pulse occurs, the next pulse normally should not occur
until an RTI occurs. This time (t
instruction cycles to the total number of cycles needed to complete
the service routine (not including the RTI instruction).
interrupt line remains low after servicing an interrupt, then the
CPU continues to recognize an interrupt.
shows an external interrupt functional diagram.
Interrupts
Figure 4-1
shows the logic for external interrupts.
ILIL
) is obtained by adding 19
DD
pin.
Interrupt Sources
Technical Data
Figure 4-2
Interrupts
49

Related parts for MC68HC705