MC68HC705J MOTOROLA [Motorola, Inc], MC68HC705J Datasheet - Page 66

no-image

MC68HC705J

Manufacturer Part Number
MC68HC705J
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705J1A
Manufacturer:
MOTOROLA
Quantity:
17
Part Number:
MC68HC705J1A
Manufacturer:
TAIWAN
Quantity:
150
Part Number:
MC68HC705J1A
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705J1ACDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705J1ACDWE
Manufacturer:
INTERSIL
Quantity:
1 000
Part Number:
MC68HC705J1ACP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705J1ACP
0
Company:
Part Number:
MC68HC705J1ACP
Quantity:
59
Part Number:
MC68HC705J1ACPE
Manufacturer:
INFINEON
Quantity:
4 600
Part Number:
MC68HC705J1ACS
Manufacturer:
MOTOROLA
Quantity:
51
Part Number:
MC68HC705JJ7CDW
Manufacturer:
MOTOROLA
Quantity:
20 000
Part Number:
MC68HC705JJ7CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705JJ7CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Central Processor Unit (CPU)
SWI
TAX
TST opr
TSTA
TSTX
TST opr,X
TST ,X
TXA
WAIT
3.8 Opcode Map
Technical Data
66
A
C
CCR
dd
dd rr
DIR
ee ff
EXT
ff
H
hh ll
I
ii
IMM
INH
IX
IX1
IX2
M
N
n
Source
Form
Accumulator
Carry/borrow flag
Condition code register
Direct address of operand
Direct address of operand and relative offset of branch instruction
Direct addressing mode
High and low bytes of offset in indexed, 16-bit offset addressing
Extended addressing mode
Offset byte in indexed, 8-bit offset addressing
Half-carry flag
High and low bytes of operand address in extended addressing
Interrupt mask
Immediate operand byte
Immediate addressing mode
Inherent addressing mode
Indexed, no offset addressing mode
Indexed, 8-bit offset addressing mode
Indexed, 16-bit offset addressing mode
Memory location
Negative flag
Any bit
Software Interrupt
Transfer Accumulator to Index Register
Test Memory Byte for Negative or Zero
Transfer Index Register to Accumulator
Stop CPU Clock and Enable Interrupts
Table 3-6. Instruction Set Summary (Sheet 6 of 6)
Operation
See
Table
3-7.
Central Processor Unit (CPU)
PCH
PCL
PC
SP
SP
SP
SP
SP
Interrupt Vector High Byte
Interrupt Vector Low Byte
Description
(SP) – 1; Push (PCH)
(SP) – 1; Push (CCR)
(PC) + 1; Push (PCL)
(SP) – 1; Push (X)
(SP) – 1; Push (A)
(M) – $00
(SP) – 1; I
X
A
(A)
(X)
opr
PC
PCH
PCL
REL
rel
rr
SP
X
Z
#
( )
–( )
?
:

1
Operand (one or two bytes)
Program counter
Program counter high byte
Program counter low byte
Relative addressing mode
Relative program counter offset byte
Relative program counter offset byte
Stack pointer
Index register
Zero flag
Immediate value
Logical AND
Logical OR
Logical EXCLUSIVE OR
Contents of
Negation (two’s complement)
Loaded with
If
Concatenated with
Set or cleared
Not affected
H I N Z C
— 1 — — —
— — — — —
— —
— — — — —
on CCR

Effect
MC68HC705J1A — Rev. 4.0
— — —
 
INH
INH
DIR
INH
INH
INH
INH
IX1
IX
MOTOROLA
3D
4D
5D
6D
7D
9F
8F
83
97
dd
ff
10
2
4
3
3
5
4
2
2

Related parts for MC68HC705J