MC68HC705J MOTOROLA [Motorola, Inc], MC68HC705J Datasheet - Page 99

• Manufacturer Part Number: MC68HC705J
• Description: Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

7.4 Interrupts
7.5 COP Register
MC68HC705J1A — Rev. 4.0
MOTOROLA
NOTE:
Address:
Clearing the COP bit disables the COP watchdog timer regardless of the
IRQ/V
If the main program executes within the COP timeout period, the clearing
routine should be executed only once. If the main program takes longer
than the COP timeout period, the clearing routine must be executed
more than once.
Place the clearing routine in the main program and not in an interrupt
routine. Clearing the COP watchdog in an interrupt routine might prevent
COP watchdog timeouts even though the main program is not operating
properly.
The COP watchdog does not generate interrupts.
The COP register (COPR) is a write-only register that returns the
contents of EPROM location $07F0 when read.
COPC — COP Clear Bit
Reset:
Read:
Write:
This write-only bit resets the COP watchdog. Reading address $07F0
returns undefined results.
Computer Operating Properly (COP) Module
PP
$07F0
Bit 7
pin voltage.
= Unimplemented
Figure 7-1. COP Register (COPR)
6
5
Computer Operating Properly (COP) Module
4
3
2
1
Technical Data
Interrupts
COPC
Bit 0
0
99