CD4099BCN Fairchild Semiconductor, CD4099BCN Datasheet
CD4099BCN
Specifications of CD4099BCN
4099B
Available stocks
Related parts for CD4099BCN
CD4099BCN Summary of contents
Page 1
... Therefore, this should only be done while in the memory mode (E HIGH, CL LOW). Ordering Code: Order Number Package Number CD4099BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Connection Diagram Truth Table E CL Addressed Latch ...
Page 2
Logic Diagram www.fairchildsemi.com 2 ...
Page 3
Absolute Maximum Ratings (Note 2) DC Supply Voltage ( Input Voltage ( Storage Temperature Range ( Power Dissipation ( Dual-In-Line Small Outline Lead Temperature ( (Soldering, 10 ...
Page 4
AC Electrical Characteristics pF, R 200k, Input Symbol Parameter Propagation Delay PHL PLH Data to Output Propagation Delay PLH PHL Enable to Output t ...
Page 5
Switching Time Waveforms 5 www.fairchildsemi.com ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ...