S9S12GA192F0MLHR Freescale Semiconductor, S9S12GA192F0MLHR Datasheet - Page 245

no-image

S9S12GA192F0MLHR

Manufacturer Part Number
S9S12GA192F0MLHR
Description
16-bit Microcontrollers - MCU 16BIT192KFLASH 11264 RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12GA192F0MLHR

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
192 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12GA192F0MLHR
Manufacturer:
AVX
Quantity:
40 000
Part Number:
S9S12GA192F0MLHR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2.4.3.63
Freescale Semiconductor
Address 0x027E (G1, G2)
Address 0x027E (G3)
PIE1AD
PIF0AD
Read: Anytime
Write: Anytime, write 1 to clear
Field
Field
Reset
Reset
7-0
7-0
W
W
R
R
Port AD interrupt enable—
This bit enables or disables the edge sensitive pin interrupt on the associated pin. An interrupt can be generated if
the pin is operating in input or output mode when in use with the general-purpose or related peripheral function.
1 Interrupt is enabled
0 Interrupt is disabled (interrupt flag masked)
PIF0AD7
Port AD interrupt flag—
This flag asserts after a valid active edge was detected on the related pin (see
Wakeup”). This can be a rising or a falling edge based on the state of the polarity select register. An interrupt will
occur if the associated interrupt enable bit is set.
Writing a logic “1” to the corresponding bit field clears the flag.
1 Active edge on the associated bit has occurred
0 No active edge occurred
Port AD Interrupt Flag Register (PIF0AD)
0
0
0
7
7
PIF0AD6
0
0
0
6
6
Figure 2-62. Port AD Interrupt Flag Register (PIF0AD)
Table 2-88. PIE1AD Register Field Descriptions
Table 2-89. PIF0AD Register Field Descriptions
MC9S12G Family Reference Manual, Rev.1.23
PIF0AD5
0
0
0
5
5
PIF0AD4
0
0
0
4
4
Description
Description
PIF0AD3
PIF0AD3
3
0
3
0
PIF0AD2
PIF0AD2
0
0
2
2
Port Integration Module (S12GPIMV1)
Section 2.5.4.2, “Pin Interrupts and
PIF0AD1
PIF0AD1
Access: User read/write
Access: User read/write
0
0
1
1
PIF0AD0
PIF0AD0
0
0
0
0
247
1
1

Related parts for S9S12GA192F0MLHR