S9S12GA192F0MLHR Freescale Semiconductor, S9S12GA192F0MLHR Datasheet - Page 467

no-image

S9S12GA192F0MLHR

Manufacturer Part Number
S9S12GA192F0MLHR
Description
16-bit Microcontrollers - MCU 16BIT192KFLASH 11264 RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12GA192F0MLHR

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
192 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12GA192F0MLHR
Manufacturer:
AVX
Quantity:
40 000
Part Number:
S9S12GA192F0MLHR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 13
Analog-to-Digital Converter (ADC10B12CV2)
Revision History
Freescale Semiconductor
Number
Version
V02.00
V02.01
V02.02
V02.03
V02.04
V02.05
V02.06
V02.07
V02.08
V02.09
V02.10
V02.11
13 May 2009
22. Jun 2012
30.Nov 2009
09 Feb 2010
26 Feb 2010
25 Aug 2010
09 Sep 2010
11 Feb 2011
29 Mar 2011
14 Apr 2010
29 Jun 2012
02 Oct 2012
Revision
Date
13 May 2009
22. Jun 2012
29. Jun 2012
30.Nov 2009
09 Feb 2010
26 Feb 2010
25 Aug 2010
09 Sep 2010
11 Feb 2011
29 Mar 2011
14 Apr 2010
02 Oct 2012
Effective
Date
MC9S12G Family Reference Manual, Rev.1.23
Author
Initial version copied from V01.06,
changed unused Bits in ATDDIEN to read logic 1
Updated
description of internal channels.
Updated register ATDDR (left/right justified result) description
in section
added table
Fixed typo in
resolution
Corrected
description of internal channels.
Corrected typos to be in-line with SoC level pin naming
conventions for VDDA, VSSA, VRL and VRH.
Removed feature of conversion during STOP and general
wording clean up done in
Description
Update of internal only information.
Connectivity Information regarding internal channel_6 added
to
Fixed typo in bit description field
CB, CA. Last sentence contained a wrong highest channel
number (it is not AN7 to AN0 instead it is AN11 to AN0).
Update of register write access information in section
13.3.2.9/13-487.
Removed IP name in block diagram
Added user information to avoid maybe false external trigger
events when enabling the external trigger mode
(Section 13.4.2.1, “External Trigger
Table
13-15.
Table 13-15
13.3.2.12.1/13-489
Table 13-15
Table 13-21
Table
Description of Changes
13-9- conversion result for 3mV and 10bit
Analog Input Channel Select Coding -
Analog Input Channel Select Coding -
to improve feature description.
Section 13.4, “Functional
and
Table 13-14
13.3.2.12.2/13-490
Input).
Figure 13-1
for bits CD, CC,
and
469

Related parts for S9S12GA192F0MLHR