DM74S182N Fairchild Semiconductor, DM74S182N Datasheet
DM74S182N
Specifications of DM74S182N
74S182N
Related parts for DM74S182N
DM74S182N Summary of contents
Page 1
... Ordering Code: Order Number Package Number DM74S182N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Connection Diagram © 2000 Fairchild Semiconductor Corporation puts, generate, and propagate) of the look-ahead genera- tors are implemented in the compatible forms for direct connection to the ALU ...
Page 2
Logic Diagram V PIN 16 CC GND PIN 8 Typical Application 64-Bit ALU, Full-Carry Look Ahead in Three Levels A and B inputs, and F outputs of 181 are not shown. www.fairchildsemi.com 2 ...
Page 3
Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL I HIGH Level Output ...
Page 4
Switching Characteristics and Symbol Parameter t Propagation Delay Time PLH LOW-to-HIGH Level Output t Propagation Delay Time PHL HIGH-to-LOW Level Output t Propagation Delay Time PLH LOW-to-HIGH Level Output t Propagation Delay ...
Page 5
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ...