MT46H8M32LFB5-10 IT:A TR Micron Technology Inc, MT46H8M32LFB5-10 IT:A TR Datasheet - Page 21

IC DDR SDRAM 256MBIT 90VFBGA

MT46H8M32LFB5-10 IT:A TR

Manufacturer Part Number
MT46H8M32LFB5-10 IT:A TR
Description
IC DDR SDRAM 256MBIT 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT46H8M32LFB5-10 IT:A TR

Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
256M (8Mx32)
Speed
100MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
-40°C ~ 85°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 9:
PDF: 09005aef82091978 / Source: 09005aef8209195b
MT46H16M16LF__2.fm - Rev. H 6/08 EN
Command
DQ, DQS
Address
CK#
CKE
CK
Clock Stop Mode
Notes:
(High-Z)
CKE must be held HIGH with CK = LOW and CK# = HIGH for the full duration of the
clock stop mode. One clock cycle and at least one NOP or DESELECT is required after
the clock is restarted before a valid command can be issued. Figure 9 on page 21 illus-
trates the clock stop mode.
1. Prior to Ta1, the device is in clock stop mode. To exit, at least one NOP is required before
2. Any valid command is allowed; device is not in clock stop mode.
Exit clock stop mode
(
(
(
(
(
(
)
(
)
(
)
)
)
)
)
)
any valid command is issued.
(
(
(
(
(
(
)
(
)
(
)
)
)
)
)
)
NOP
Ta1
1
CMD
V ali d
Ta2
2
21
(
(
(
(
(
(
)
(
)
(
)
(
)
)
)
)
)
)
(
(
(
(
(
(
)
(
)
(
)
(
)
)
)
)
)
)
CMD
Tb3
V ali d
2
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb: x16, x32 Mobile DDR SDRAM
All DRAM activities
must be complete
Tb4
NOP
Enter clock stop mode
NOP
©2005 Micron Technology, Inc. All rights reserved.
Register Definition
Don’t Care
(
(
(
(
(
(
)
(
)
(
)
)
)
)
)
)
(
(
(
(
(
(
)
(
)
(
)
)
)
)
)
)

Related parts for MT46H8M32LFB5-10 IT:A TR