ISL9216IRZ Intersil, ISL9216IRZ Datasheet - Page 26

• Manufacturer Part Number: ISL9216IRZ
• Description: IC MULTI-CELL LI-ION PROT 32-QFN
• Manufacturer: Intersil

Specifications of ISL9216IRZ

• Function: Battery Monitor
• Battery Type: Lithium-Ion (Li-Ion)
• Voltage - Supply: 9.2 V ~ 31 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

User Flags
The ISL9216 and ISL9217 each contain four flags in the
register area that the microcontroller can use for general
purpose indicators. These bits are designated UFLG3, UFLG2,
UFLG1, and UFLG0. The microcontroller can set or reset these
bits by writing into the appropriate register.
The user flag bits are battery backed up, so the contents
remain even after a sleep mode. However, if the mirocontroller
sets the POR bit to force a power on reset, all of the user flags
will also be reset. In addition, if the voltage on cell1 ever drops
below the POR voltage, the contents of the user flags (as well
as all other register values) could be lost.
Serial Interface
INTERFACE CONVENTIONS
The device supports a bi-directional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter, and the receiving device as the
receiver. The device controlling the transfer is called the
master and the device being controlled is called the slave.
The master always initiates data transfers, and provides the
clock for both transmit and receive operations. Therefore,
the ISL9216 and ISL9217 devices operate as slaves in all
applications.
When sending or receiving data, the convention is the most
significant bit (MSB) is sent first. So, the first address bit sent
is bit 7.
CLOCK AND DATA
Data states on the SDA line can change only while SCL is
LOW. SDA state changes during SCL HIGH are reserved for
indicating start and stop conditions. See Figure 9.
START CONDITION
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The
device continuously monitors the SDA and SCL lines for the
start condition and will not respond to any command until
this condition has been met. See Figure 10.
STOP CONDITION
All communications must be terminated by a stop condition,
which is a LOW to HIGH transition of SDA when SCL is
HIGH. The stop condition is also used to place the device
into the Standby power mode after a read sequence. A stop
SCL
SDA
FIGURE 9. VALID DATA CHANGES ON I
STABLE
DATA
CHANGE
26
DATA
STABLE
DATA
2
C BUS
ISL9216, ISL9217
condition is only issued after the transmitting device has
released the bus. See Figure 10.
ACKNOWLEDGE
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, releases the bus after transmitting 8-bits.
During the ninth clock cycle, the receiver pulls the SDA line
LOW to acknowledge that it received the 8-bits of data. See
Figure 11.
The device responds with an acknowledge after recognition
of a start condition and the correct slave byte. If a write
operation is selected, the device responds with an
acknowledge after the receipt of each subsequent 8-bits.
The device acknowledges all incoming data and address
bytes, except for the slave byte when the contents do not
match the devices internal pattern.
In the read mode, the device transmits 8-bits of data,
releases the SDA line, then monitors the line for an
acknowledge. If an acknowledge is detected and no stop
condition is generated by the master, the device will
continues to transmit data. The device terminates further
data transmissions if an acknowledge is not detected. The
master must then issue a stop condition to return the device
to Standby mode and place the device into a known state.
WRITE OPERATIONS
For a write operation, the device requires a slave byte and an
address byte. The slave byte specifies which of the devices (in
a cascade configuration) the master is writing to. The address
specifies one of the registers in that device. After receipt of
each byte, the device responds with an acknowledge, and
awaits the next 8-bits from the master. After the acknowledge,
following the transfer of data, the master terminates the transfer
by generating a stop condition. See Figure 12.
FROM RECEIVER
FIGURE 11. ACKNOWLEDGE RESPONSE FROM RECEIVER
TRANSMITTER
DATA OUTPUT
DATA OUTPUT
SDA
SCL
SCL FROM
MASTER
FROM
FIGURE 10. I
START
START
2
C START AND STOP BITS
1
8
STOP
ACKNOWLEDGE
November 2, 2007
9
FN6488.1