ISL6316IRZ-T Intersil, ISL6316IRZ-T Datasheet - Page 26

• Manufacturer Part Number: ISL6316IRZ-T
• Description: IC CTRLR PWM 4PHASE ENH 40-QFN
• Manufacturer: Intersil

Specifications of ISL6316IRZ-T

• Pwm Type: Voltage Mode
• Number Of Outputs: 1
• Frequency - Max: 275kHz
• Duty Cycle: 66.7%
• Voltage - Supply: 4.75 V ~ 5.25 V
• Buck: Yes
• Boost: No
• Flyback: No
• Inverting: No
• Doubler: No
• Divider: No
• Cuk: No
• Isolated: No
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-VFQFN, 40-VFQFPN
• Frequency-max: 275kHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

In the solutions to the compensation equations, there is a
single degree of freedom. For the solutions presented in
Equation 33, R
compensation components are then selected according to
Equation 33.
In Equation 33, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V
peak sawtooth signal amplitude as described in Figure 7 and
Electrical Specifications.
Output Filter Design
The output inductors and the output capacitor bank together
to form a low-pass filter responsible for smoothing the
pulsating voltage at the phase nodes. The output filter also
must provide the transient energy until the regulator can
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter necessarily limits the
system transient response. The output capacitor must supply
or sink load current while the current in the output inductors
increases or decreases to meet the demand.
In high-speed converters, the output capacitor bank is usually
the most costly (and often the largest) part of the circuit.
Output filter design begins with minimizing the cost of this part
of the circuit. The critical load parameters in choosing the
output capacitors are the maximum size of the load step, ΔI;
the load-current slew rate, di/dt; and the maximum allowable
output-voltage deviation under transient loading, ΔV
Capacitors are characterized according to their capacitance,
ESR, and ESL (equivalent series inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
R
C
C
R
C
1
1
2
C
C
=
=
=
=
=
R
---------------------------------------- -
-------------------------------------------------------------------- -
(
-------------------------------------------------------------------- -
0.75 V
-------------------------------------------------------------------- -
(
2π
V
2π
0.75V
FB
LC C ESR
P-P
)
)
2
---------------------------------------- -
2
–
R
f
f
LC C ESR
⎛
⎝
0
IN
0
FB
2π
IN
f
C ESR
f
HF
(
0.75V
HF
FB
⎛
⎝
(
–
⎞
⎠
⎛
⎝
2πf
2πf
2
f
is selected arbitrarily. The remaining
LCR
0
LCR
(
HF
HF
f
)
IN
HF
)
FB
LCR
FB
LC 1
LC 1
)
V
V
–
–
P-P
P-P
FB
⎞
⎠
⎞
⎠
26
P-P
is the peak-to-
MAX
(EQ. 33)
.
ISL6316
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
voltage deviation is less than the allowable maximum.
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount
The filter capacitor must have sufficiently low ESL and ESR so
that ΔV < ΔV
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination with
bulk capacitors having high capacitance but limited high-
frequency performance. Minimizing the ESL of the high-
frequency capacitors allows them to support the output
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor ac ripple current (see Interleaving and
Equation 2), a voltage develops across the bulk-capacitor
ESR equal to I
are selected, the maximum allowable ripple voltage,
V
Since the capacitors are supplying a decreasing portion of the
load current while the regulator recovers from the transient,
the capacitor voltage becomes slightly depleted. The output
inductors must be capable of assuming the entire load current
before the output voltage decreases more than ΔV
places an upper limit on inductance.
Equation 36 gives the upper limit on L for the cases when the
trailing edge of the current transient causes a greater output-
voltage deviation than the leading edge. Equation 37
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of the
two results. In each equation, L is the per-channel inductance,
C is the total output capacitance, and N is the number of
active channels.
L
L
ΔV
L
P-P(MAX)
≤
≤
≥
2NCV
-------------------- - ΔV
(
------------------------- - ΔV
≈
1.25
(
(
(
ESR
ΔI
(
ESL
ΔI
)
2
) NC
)
O
2
)
)
, determines the lower limit on the inductance.
⎛
⎝
----------------------------------------------------------- -
di
---- -
dt
V
MAX
IN
f
+
S
C,P-P
MAX
(
V
–
ESR
MAX
.
IN
N V
V
–
(ESR). Thus, once the output capacitors
P-P MAX
OUT
) ΔI
ΔI ESR
–
ΔI ESR
(
(
(
⎞ V
⎠
OUT
)
)
)
⎛
⎝
V
IN
–
V
O
⎞
⎠
December 12, 2006
MAX
(EQ. 34)
(EQ. 35)
(EQ. 36)
(EQ. 37)
FN9227.1
. This