PIC18F1230-I/SO Microchip Technology, PIC18F1230-I/SO Datasheet - Page 180

• Manufacturer Part Number: PIC18F1230-I/SO
• Description: IC PIC MCU FLASH 2KX16 18SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F1230-I/SO

• Core Size: 8-Bit
• Program Memory Size: 4KB (2K x 16)
• Core Processor: PIC
• Speed: 40MHz
• Connectivity: UART/USART
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: FLASH
• Eeprom Size: 128 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 18-SOIC (7.5mm Width)
• Controller Family/series: PIC18
• No. Of I/o's: 16
• Eeprom Memory Size: 128Byte
• Ram Memory Size: 256Byte
• Cpu Speed: 40MHz
• No. Of Timers: 2
• Package: 18SOIC W
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 16
• Interface Type: USART
• On-chip Adc: 4-chx10-bit
• Number Of Timers: 2
• Processor Series: PIC18F
• Core: PIC
• Data Ram Size: 256 B
• Maximum Clock Frequency: 40 MHz
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DV164136
• Minimum Operating Temperature: - 40 C
• Height: 2.31 mm
• Length: 11.53 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4.2 V
• Width: 7.49 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

PIC18F1230/1330
17.1
For every analog comparator, there is a control bit
called CMENx in the CMCON register. By setting the
CMENx bit, the corresponding comparator can be
enabled. If the Comparator mode is changed, the
comparator output level may not be valid for the
specified mode change delay shown in Section 23.0
“Electrical Characteristics”.
17.2
A single comparator is shown in Figure 17-1, along with
the relationship between the analog input levels and
the digital output. When the analog input at V
(CMPx) is less than the analog input V
output of the comparator is a digital low level. When the
analog input at V
input V
digital high level. The shaded areas of the output of the
comparator in Figure 17-1 represent the uncertainty
due to input offsets and response time.
17.3
In this comparator module, an internal voltage
reference is used (see Section 18.0 “Comparator
Voltage Reference Module”).
FIGURE 17-1:
17.4
Response time is the minimum time, after selecting a
new reference voltage or input source, before the
comparator output has a valid level. If the internal
reference is changed, the maximum delay of the
internal voltage reference must be considered when
using
maximum delay of the comparators should be used
(see Section 23.0 “Electrical Characteristics”).
DS39758D-page 180
Note:
V
V
Output
IN
IN
-
+
V
V
IN
IN
the
IN
Comparator Configuration
Comparator Operation
- (CV
Comparator Reference
Comparator Response Time
-
+
Comparator interrupts should be disabled
during a Comparator mode change;
otherwise, a false interrupt may occur.
comparator
REF
IN
), the output of the comparator is a
+ (CMPx) is greater than the analog
+
-
SINGLE COMPARATOR
outputs.
Otherwise,
IN
Output
- (CV
REF
), the
IN
the
+
17.5
The comparator outputs are read through the CxOUT
bits of the CMCON register. These bits are read-only.
The uncertainty of each of the comparators is related to
the input offset voltage and the response time given in
the specifications.
17.6
The comparator interrupt flag is set whenever there is
a change in the output value of the corresponding
comparator. Software will need to maintain information
about the status of the output bits, as read from
CMCON<7:5>, to determine the actual change that
occurred. The CMPxIF bit (PIR1<3:1>) is the
Comparator Interrupt Flag. The CMPxIF bit must be
reset by clearing it. Since it is also possible to write a ‘1’
to this register, a simulated interrupt may be initiated.
Both the CMPxIE bit (PIE1<3:1>) and the PEIE bit
(INTCON<6>) must be set to enable the interrupt for
the corresponding comparator. In addition, the GIE bit
(INTCON<7>) must also be set. If any of these bits are
clear, the interrupt is not enabled, though the CMPxIF
bit will still be set if an interrupt condition occurs.
The user, in the Interrupt Service Routine, can clear the
interrupt in the following manner:
a)
b)
c)
A mismatch condition will continue to set flag bit
CMPxIF. Reading CMCON will end the mismatch
condition and allow flag bit CMPxIF to be cleared.
Note:
Note 1: When reading the PORT register, all pins
Any read or write of CMCON will end the
mismatch condition.
Clear flag bit CMPxIF.
Input returning to original state.
2: Analog levels on any pin defined as a
Comparator Outputs
Comparator Interrupts
If a change in the CMCON register
(C2OUT, C1OUT or C0OUT) should occur
when a read operation is being executed
(start of the Q2 cycle), then the CMPxIF
(PIR1 register) interrupt flag may not get
set.
configured as analog inputs will read as a
‘0’. Pins configured as digital inputs will
convert an analog input according to the
Schmitt Trigger input specification.
digital input may cause the input buffer to
consume more current than is specified.
 2009 Microchip Technology Inc.