ATXMEGA32A4-CUR Atmel, ATXMEGA32A4-CUR Datasheet - Page 358

• Manufacturer Part Number: ATXMEGA32A4-CUR
• Description: MCU AVR 32+4 FLASH 49VFBGA
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA32A4-CUR

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 49-VFBGA
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

29.6.3
29.6.4
8077H–AVR–12/09
Repeat Counter Register
Operand Count Register
itself. Indirect data access can be optionally combined with pointer register post-increment. The
indirect access mode has an option that makes it possible to load or read the pointer register
without accessing any other registers. Any register update is performed in a little-endian fashion.
Hence, loading a single byte of the address register will always update the LSB byte while the
MSB bytes are left unchanged.
The Pointer Register is not involved in addressing registers in the PDI Control and Status Regis-
ter Space (CSRS space).
The REPEAT instruction will always be accompanied by one or more operand bytes that define
the number of times the next instruction should be repeated. These operand bytes are copied
into the Repeat Counter register upon reception. During the repeated executions of the instruc-
tion following immediately after the REPEAT instruction and its operands, the Repeat Counter
register is decremented until it reaches zero, indicating that all repetitions are completed. The
repeat counter is also involved in key reception.
Immediately after and instruction (except the LDCS and the STCS instructions) a specified num-
ber of operands or data bytes (given by the size parts of the instruction) are expected. The
operand count register is used to keep track of how many bytes that have been transferred.
XMEGA A
358