ATXMEGA32A4-CUR Atmel, ATXMEGA32A4-CUR Datasheet - Page 376

• Manufacturer Part Number: ATXMEGA32A4-CUR
• Description: MCU AVR 32+4 FLASH 49VFBGA
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA32A4-CUR

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 49-VFBGA
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

30.11.5
8077H–AVR–12/09
NVM EEPROM Commands
Figure 30-3. I/O mapped EEPROM addressing
When EEPROM memory mapping is enabled, loading a data byte into the EEPROM page buffer
can be performed through direct or indirect store instructions. Only the least significant bits of
the EEPROM address are used to determine locations within the page buffer, but the complete
memory mapped EEPROM address is always required to ensure correct address mapping.
Reading from the EEPROM can be done directly using direct or indirect load instructions. When
a memory mapped EEPROM page buffer load operation is performed, the CPU is halted for 3
cycles before the next instruction is executed.
When the EEPROM is memory mapped, the EEPROM page buffer load and EEPROM read
functionality from the NVM controller is disabled.
The NVM Flash commands that can be used for accessing the EEPROM through the NVM Con-
troller are listed in
For self-programming of the EEPROM the Trigger for Action Triggered Commands is to set the
CMDEX bit in the NVM CTRLA register (CMDEX). The Read Triggered Command is triggered
reading the NVM DATA0 register (DATA0).
The Change Protected column indicate if the trigger is protected by the Configuration Change
Protection (CCP) during self-programming. CCP is not required for external programming. The
two last columns shows the address pointer used for addressing, and the source/destination
data register.
E2PAGE
E2END
00
01
02
NVM ADDR
DATA MEMORY
BIT
Table
PAGE
WITHIN THE EEPROM
PAGEMSB
PAGE ADDRESS
30-4.
E2PAGE
BYTEMSB
E2BYTE
BYTE ADDRESS
WITHIN A PAGE
0
DATA BYTE
PAGE
XMEGA A
E2BYTE
00
01
02
E2PAGEEND
376