STM32F103R8H7 STMicroelectronics, STM32F103R8H7 Datasheet - Page 65
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F103R8H7
Manufacturer Part Number
STM32F103R8H7
Description
MCU 32BIT 64K FLASH 64BGA
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet
1.STM32F103R8H6.pdf
(99 pages)
Specifications of STM32F103R8H7
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
72MHz
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART, USB
Peripherals
DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
51
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
64-LFBGA
Processor Series
STM32F103x
Core
ARM Cortex M3
3rd Party Development Tools
EWARM, EWARM-BL, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
ST-LINK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F103R8H7
Manufacturer:
STMicroelectronics
Quantity:
10 000
STM32F103x8, STM32F103xB
5.3.14
Figure 29. I/O AC characteristics definition
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, R
Unless otherwise specified, the parameters given in
performed under the ambient temperature and V
in
Table 38.
1. Guaranteed by design, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
V
V
V
V
V
Table
NF(NRST)
IH(NRST)
IL(NRST)
Symbol
F(NRST)
hys(NRST)
to the series resistance must be minimum
R
PU
9.
(1)
(1)
(1)
(1)
PU
NRST pin characteristics
(see
NRST Input low level voltage
NRST Input high level voltage
NRST Schmitt trigger voltage
hysteresis
Weak pull-up equivalent resistor
NRST Input filtered pulse
NRST Input not filtered pulse
Maximum frequency is achieved if (t
External
on 50pF
Output
Table
35).
Parameter
t r(I O)out
Doc ID 13587 Rev 13
(~10% order)
10%
50%
when loaded by 50 pF
90%
r
(2)
+ t
.
f
) ≤ 2/3)T and if the duty cycle is (45-55%)
Conditions
DD
V
IN
T
10%
supply voltage conditions summarized
=
Table 38
V
50%
SS
90%
t r(I O)out
are derived from tests
–0.5
Min
300
30
2
Electrical characteristics
Typ
200
40
V
DD
Max
100
0.8
50
+0.5
ai14131
Unit
mV
65/99
kΩ
ns
ns
V