STM32F103R8H7 STMicroelectronics, STM32F103R8H7 Datasheet - Page 97

no-image

STM32F103R8H7

Manufacturer Part Number
STM32F103R8H7
Description
MCU 32BIT 64K FLASH 64BGA
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet

Specifications of STM32F103R8H7

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
72MHz
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART, USB
Peripherals
DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number Of I /o
51
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
64-LFBGA
Processor Series
STM32F103x
Core
ARM Cortex M3
3rd Party Development Tools
EWARM, EWARM-BL, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
ST-LINK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F103R8H7
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F103R8H7
Manufacturer:
ST
0
Part Number:
STM32F103R8H7
0
STM32F103x8, STM32F103xB
Table 60.
22-Sep-2009
23-Apr-2009
03-Jun-2010
Date
Document revision history (continued)
Revision
10
11
12
I/O information clarified
Figure 3: STM32F103xx performance line LFBGA100 ballout
Figure 10: Memory map
added.
PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default
column to Remap column in
pin
P
Note modified in
mode, code with data processing running from Flash
Maximum current consumption in Sleep mode, code running from
Flash or
Table 20: High-speed external user clock characteristics
Low-speed external user clock characteristics
Figure 19
modified in
TFBGA64 package added (see
changes.
Note 5
STM32F103xx pin
V
voltage. I
current consumptions in Stop and Standby
current consumption on VBAT with RTC on versus temperature at
different VBAT values
f
characteristics.
C
characteristics
32.768
oscillator characteristics
Low-power mode wakeup
Note 1
crystal.
IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to
IEC 61967-2 in
Jitter added to
Table 42: SPI characteristics
C
R
Figure 44: LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array
package outline
Added STM32F103TB devices.
Added VFQFPN48 package.
Updated note 2 below
Updated
Updated
Updated
HSE_ext
D
RERINT
L1
ADC
AIN
for LFBGA100 corrected in
Doc ID 13587 Rev 13
definitions.
and C
max values modified in
and R
updated and
modified below
kHz), notes modified and moved below the tables.
min modified in
RAM.
and T
DD_VBAT
Figure 31: I2C bus AC waveforms and measurement circuit
Figure 30: Recommended NRST pin protection
Section 5.3.12: I/O current injection characteristics
shows a typical curve (title modified). ACC
L2
Table 24: HSI oscillator
AIN
replaced by C in
Coeff
Table 27: PLL
and
Section 5.3.10: EMC characteristics on page
parameters modified in
Table 13: Maximum current consumption in Run
updated.
value added to
definitions.
Table 23: LSE oscillator characteristics (fLSE =
added to
Note 4
added.
Table 40: I2C characteristics
Figure 23: Typical application with an 8 MHz
on page
Table 20: High-speed external user clock
modified.
modified. Conditions removed from
timings.
added in
Table 5: Medium-density STM32F103xx
Table 47: RAIN max for fADC = 14
Table 12: Embedded internal reference
modified.
characteristics.
Table 22: HSE 4-16 MHz oscillator
Changes
Table 9: General operating
Table 56
1.
Table 16: Typical and maximum
Table 4: Timer feature comparison
characteristics.
Table 5: Medium-density
Table 46: ADC
and
modes.
Table
modified.
50). Small text
Figure 17: Typical
Revision history
HSI
and
characteristics.
max values
and
Table 24: HSI
conditions.
Table 15:
Table 26:
Table 21:
56.
modified.
MHz.
97/99

Related parts for STM32F103R8H7