MC9S08AW16MFGE Freescale Semiconductor, MC9S08AW16MFGE Datasheet - Page 229

IC MCU 8BIT 16K FLASH 44-LQFP

MC9S08AW16MFGE

Manufacturer Part Number
MC9S08AW16MFGE
Description
IC MCU 8BIT 16K FLASH 44-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08AW16MFGE

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
20 000
13.6.1
The TCF (transfer complete flag) bit is set at the falling edge of the 9th clock to indicate the completion of
byte transfer.
13.6.2
When the calling address matches the programmed slave address (IIC address register), the IAAS bit in
the status register is set. The CPU is interrupted provided the IICIE is set. The CPU must check the SRW
bit and set its Tx mode accordingly.
13.6.3
The IIC is a true multi-master bus that allows more than one master to be connected on it. If two or more
masters try to control the bus at the same time, the relative priority of the contending masters is determined
by a data arbitration procedure. The IIC module asserts this interrupt when it loses the data arbitration
process and the ARBL bit in the status register is set.
Arbitration is lost in the following circumstances:
This bit must be cleared by software by writing a one to it.
Freescale Semiconductor
SDA sampled as a low when the master drives a high during an address or data transmit cycle.
SDA sampled as a low when the master drives a high during the acknowledge bit of a data receive
cycle.
A START cycle is attempted when the bus is busy.
A repeated START cycle is requested in slave mode.
A STOP condition is detected when the master did not request it.
Byte Transfer Interrupt
Address Detect Interrupt
Arbitration Lost Interrupt
MC9S08AW60 Data Sheet, Rev 2
Chapter 13 Inter-Integrated Circuit (S08IICV1)
229

Related parts for MC9S08AW16MFGE