MC9S08AW16MFGE Freescale Semiconductor, MC9S08AW16MFGE Datasheet - Page 76

IC MCU 8BIT 16K FLASH 44-LQFP

MC9S08AW16MFGE

Manufacturer Part Number
MC9S08AW16MFGE
Description
IC MCU 8BIT 16K FLASH 44-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08AW16MFGE

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW16MFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 5 Resets, Interrupts, and System Configuration
5.9.5
This register is used to control the MCLK clock output.
76
Reset
Reset
MCSEL
STOPE
COPE
COPT
Field
Field
MPE
2:0
7
6
5
4
W
W
R
R
System MCLK Control Register (SMCLK)
COPE
COP Watchdog Enable — This write-once bit defaults to 1 after reset.
0 COP watchdog timer disabled.
1 COP watchdog timer enabled (force reset on timeout).
COP Watchdog Timeout — This write-once bit defaults to 1 after reset.
0 Short timeout period selected (2
1 Long timeout period selected (2
Stop Mode Enable — This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is
disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset is forced.
0 Stop mode disabled.
1 Stop mode enabled.
MCLK Pin Enable — This bit is used to enable the MCLK function.
0 MCLK output disabled.
1 MCLK output enabled on PTC2 pin.
MCLK Divide Select — These bits are used to select the divide ratio for the MCLK output according to the
formula below when the MCSEL bits are not equal to all zeroes. In the case that the MCSEL bits are all zero and
MPE is set, the pin is driven low. See
1
0
0
7
7
= Unimplemented or Reserved
= Unimplemented or Reserved
MCLK frequency = Bus Clock frequency ÷ (2 * MCSEL)
COPT
1
0
0
6
6
Figure 5-6. System MCLK Control Register (SMCLK)
Table 5-6. SMCLK Register Field Descriptions
Figure 5-5. System Options Register (SOPT)
Table 5-5. SOPT Register Field Descriptions
STOPE
0
0
0
5
5
MC9S08AW60 Data Sheet, Rev 2
18
13
cycles of BUSCLK).
cycles of BUSCLK).
Equation
MPE
1
0
4
4
5-1.
Description
Description
3
0
0
3
0
0
0
0
0
2
2
Freescale Semiconductor
MCSEL
1
0
1
1
Eqn. 5-1
1
0
0
0

Related parts for MC9S08AW16MFGE