AT89C51ED2-3CSIM Atmel, AT89C51ED2-3CSIM Datasheet - Page 67

• Manufacturer Part Number: AT89C51ED2-3CSIM
• Description: IC 8051 MCU FLASH 64K 40DIP
• Manufacturer: Atmel
• Series: 89Cr

Specifications of AT89C51ED2-3CSIM

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 60MHz
• Connectivity: SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Data Bus Width: 8 bit
• Data Ram Size: 64 KB
• Interface Type: SPI, UART
• Maximum Clock Frequency: 60 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3 x 16 bit
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Data Converters: -
• Lead Free Status / Rohs Status: No

Figure 16-4. Data Transmission Format (CPHA = 0)
Figure 16-5. Data Transmission Format (CPHA = 1)
Figure 16-6. CPHA/SS Timing
16.3.3
4235K–8051–05/08
Error Conditions
MOSI (from Master)
SCK Cycle Number
MISO (from Slave)
MOSI (from Master)
SCK (CPOL = 0)
SCK (CPOL = 1)
MISO (from Slave)
SCK Cycle Number
SPEN (Internal)
SCK (CPOL = 0)
SCK (CPOL = 1)
Capture Point
SPEN (Internal)
SS (to Slave)
Capture Point
SS (to Slave)
As shown in
must begin driving its data before the first SCK edge, and a falling edge on the SS pin is used to
start the transmission. The SS pin must be toggled high and then low between each Byte trans-
mitted (Figure 16-6).
Figure 16-5
driving its MOSI pin on the first SCK edge. Therefore, the Slave uses the first SCK edge as a
start transmission signal. The SS pin can remain low between transmissions
format may be preferred in systems having only one Master and only one Slave driving the
MISO data line.
The following flags in the SPSTA signal SPI error conditions:
MISO/MOSI
(CPHA = 0)
(CPHA = 1)
Master SS
Slave SS
Slave SS
shows an SPI transmission in which CPHA is ’1’. In this case, the Master begins
Figure
MSB
MSB
MSB
1
MSB
1
16-4, the first SCK edge is the MSB capture strobe. Therefore, the Slave
2
bit6
bit6
2
bit6
Byte 1
bit6
3
bit5
bit5
3
bit5
bit5
bit4
4
bit4
bit4
4
bit4
Byte 2
bit3
bit3
5
bit3
bit3
5
6
bit2
bit2
6
bit2
bit2
Byte 3
7
bit1
bit1
7
bit1
bit1
AT89C51RD2/ED2
LSB
8
LSB
LSB
8
LSB
(Figure
16-6). This
67