AT89C51ED2-3CSIM Atmel, AT89C51ED2-3CSIM Datasheet - Page 97
![IC 8051 MCU FLASH 64K 40DIP](/photos/6/70/67049/453-40-dip_sml.jpg)
AT89C51ED2-3CSIM
Manufacturer Part Number
AT89C51ED2-3CSIM
Description
IC 8051 MCU FLASH 64K 40DIP
Manufacturer
Atmel
Series
89Cr
Datasheet
1.ATWEBDVK-02RC.pdf
(137 pages)
Specifications of AT89C51ED2-3CSIM
Core Processor
8051
Core Size
8-Bit
Speed
60MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
34
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Data Bus Width
8 bit
Data Ram Size
64 KB
Interface Type
SPI, UART
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
32
Number Of Timers
3 x 16 bit
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-
Lead Free Status / Rohs Status
No
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51ED2-3CSIM
Manufacturer:
ATMEL
Quantity:
77 760
24.4
Figure 24-1. Flash Memory Possible Contents
24.5
24.6
24.6.1
4235K–8051–05/08
Flash Memory Status
Memory Organization
Bootloader Architecture
FFFFh
0000h
Introduction
Default
Virgin
Table 24-5.
Note:
AT89C51RD2/ED2 parts are delivered in standard with the ISP ROM bootloader.
After ISP or parallel programming, the possible contents of the Flash memory are summarized in
Figure 24-1:
When the EA pin is high, the processor fetches instructions from internal program Flash. If the
EA pin is tied low, all program memory fetches are from external memory.
The bootloader manages communication according to a specifically defined protocol to provide
the whole access and service on Flash memory. Furthermore, all accesses and routines can be
called from the user application.
Security
Level
Program Lock Bits
1
2
3
After ISP
Application
X: Do not care
WARNING: Security level 2 and 3 should only be programmed after Flash verification.
LB0
X
1
0
User Memory Lock Bits of the SSB
LB1
1
1
0
Dedicated
ISP
After ISP
Application
Virgin
Protection Description
No program lock features enabled.
ISP programming of the Flash is disabled.
Same as 2, also verify through ISP programming interface is disabled.
or
After Parallel
Programming
Application
After Parallel
Programming
Dedicated
ISP
Application
Virgin
AT89C51RD2/ED2
or
After Parallel
Programming
Application
Virgin
or
97