ATMEGA64A-ANR Atmel, ATMEGA64A-ANR Datasheet - Page 388

• Manufacturer Part Number: ATMEGA64A-ANR
• Description: IC MCU AVR 64K FLASH 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA64A-ANR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

20 USART ................................................................................................... 174
21 TWI – Two-wire Serial Interface .......................................................... 201
22 Analog Comparator .............................................................................. 230
23 Analog to Digital Converter ................................................................. 233
8160C–AVR–07/09
19.1
19.2
19.3
19.4
19.5
20.1
20.2
20.3
20.4
20.5
20.6
20.7
20.8
20.9
20.10
20.11
21.1
21.2
21.3
21.4
21.5
21.6
21.7
21.8
21.9
22.1
22.2
23.1
23.2
23.3
23.4
Features ........................................................................................................164
Overview ........................................................................................................164
SS Pin Functionality ......................................................................................169
Data Modes ...................................................................................................169
Register Description ......................................................................................171
Features ........................................................................................................174
Overview ........................................................................................................174
Clock Generation ...........................................................................................176
Frame Formats ..............................................................................................178
USART Initialization .......................................................................................179
Data Transmission – The USART Transmitter ..............................................181
Data Reception – The USART Receiver .......................................................183
Asynchronous Data Reception ......................................................................187
Multi-processor Communication Mode ..........................................................190
Examples of Baud Rate Setting .....................................................................192
Register Description ......................................................................................196
Features ........................................................................................................201
Overview ........................................................................................................201
Two-wire Serial Interface Bus Definition ........................................................203
Data Transfer and Frame Format ..................................................................204
Multi-master Bus Systems, Arbitration and Synchronization .........................207
Using the TWI ................................................................................................209
Transmission Modes .....................................................................................212
Multi-master Systems and Arbitration ............................................................225
TWI Register Description ...............................................................................226
Analog Comparator Multiplexed Input ...........................................................230
Register Description ......................................................................................231
Features ........................................................................................................233
Overview ........................................................................................................233
Operation .......................................................................................................234
Starting a Conversion ....................................................................................235
ATmega64A
iv