SCANSTA101SM National Semiconductor, SCANSTA101SM Datasheet - Page 16

no-image

SCANSTA101SM

Manufacturer Part Number
SCANSTA101SM
Description
IC,Test/JTAG Support,CMOS,BGA,49PIN,PLASTIC
Manufacturer
National Semiconductor
Datasheets

Specifications of SCANSTA101SM

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SCANSTA101SM
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA101SM/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA101SMX
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA101SMX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
www.national.com
2.
3.
4.
7.
8.
9.
If the ScanBridge Support Initiate/Release bit was set
previously and is currently reset in the Setup register, the
SSIC will toggle TCK_SM five times while TMS_SM is
held high. This will return all selected ScanBridges to the
wait-for-address state and park the LSPs in the Test-
Logic-Reset state. When the ScanBridge support is
released the user should make sure that the Use Vector
and Use Sequencer bits in the Start register are not set,
such that, the SSIC will not start processing a vector or
the sequencer immediately after releasing the
ScanBridge support. However, once the ScanBridge
support is released the user may start processing a
vector or the sequencer by writing to the Start register.
If the sequencer is enabled (the Use Sequencer bit in the
Start register is one),
1.
2.
3.
4.
5.
6.
If the sequencer is not enabled but a vector is enabled
(the Use Vector bits in the Start register are non-zero),
fetch the current vector structure and set the appropriate
Using Vector bits in the Status register. If neither the
sequencer nor a vector is enabled, return to the Idle state.
Repeat Steps 1b through 1g to configure the
ScanBridges in the remaining hierarchy levels. One
set of pre-PAD and post-PAD bits is added to the
patterns for each hierarchy level between the
ScanMaster and the ScanBridge being configured.
The PAD bits are used to bypass the intermediate
levels of hierarchy.
For the subsequent vectors, if the TAP Tracker
enters the
1.
2.
The PAD bits need to be stripped when loading a
vector into TDI_SM. This will be done by having a
status flag to indicate whether the vector that is
being scanned out has ScanBridge support or not.
If the scanned-out vector has ScanBridge support,
then the PAD bits will be stripped when the TAP
Tracker enters the SDR or SIR states.
Clear the Results of Compare bit and set the Using
Sequencer bit in the Status register.
Fetch the sequence repeat count.
If the sequence repeat count is zero, the sequence
is complete so reset the Using Sequencer bit and
return to the Idle state, otherwise fetch the next
vector number and its repeat count.
If the vector number is zero, decrement the
sequence repeat count and return to Step 3c. If the
vector number is illegal, i.e., other than 001, 010,
011, or 100, decrement the sequence repeat count
and return to Step 3c.
If the vector repeat count is equal to zero, fetch the
next vector number and its repeat count and go to
Step 3d. If the repeat count is non-zero fetch the
vector structure.
If the pre-load bit in the vector structure is not set,
reset the Using Sequencer bit and return to the Idle
state.
SDR state, the STA101 will add one pre-bit for
the PAD register and one post-bit for the bypass
register for each level of hierarchy.
SIR state, the STA101 will add one pre-bit for
the PAD register and eight post-bits for the
ScanBridge instruction register for each level of
hierarchy. The eight post-bits will be all ones
because the ScanBridge will be forced into
bypass mode.
16
5.
6.
7.
8.
9.
Fetch the Macro Structure to be used, set the vector/
macro control bits and store the TMS_SM bits in the
Structure Control registers.
If the Pre-shift TCK_SM Count is not zero, then enable
TCK_SM and drive TMS_SM using the first seven bits of
the macro until the Pre-shift TCK_SM Count is zero.
During pre-shift, TDO_SM will be driven with it's previous
value.
If the macro type is State then,
1.
2.
3.
If the macro type is BIST then,
1.
2.
3.
If the macro type is Shift or Shift with Capture then,
1.
2.
3.
4.
5.
6.
7.
8.
If the Macro Structure Bit 7 is enabled, set TMS_SM
to the bit 7 value of the macro structure and drive
TDO_SM with it's previous value.
If the Macro Structure Bit 8 is enabled, set TMS_SM
to the bit 8 value of the macro structure and drive
TDO_SM with it's previous value and then go to Step
10.
If the sequencer is being used then, decrement the
vector repeat count and return to Step 3e. If a vector
is being used, return to the Idle state.
If the Macro Structure Bit 7 is enabled, set the count
length, set TMS_SM to the bit 7 value of the macro
structure and drive TDO_SM with the default value
(Setup register bit 6) until the count length is zero.
If the Macro Structure Bit 8 is enabled, set TMS_SM
to the bit 8 value of the macro structure and drive
TDO_SM with the default value (Setup register bit 6)
and then go to Step 10.
If the sequencer is being used then, decrement the
vector repeat count and return to Step 3e. If a vector
is being used, return to the Idle state.
If the macro type is Shift with Capture, enable TDI
capture.
If the Sync Bit Support Enable bit is set, fetch sync
bit count, set the count length, set TMS_SM to the
loop bit and drive the TDO_SM high until sync bit
count is zero.
If the ScanBridge Support Initiate/Release bit is set,
drive the TDO_SM with pre- PAD bit (high) and while
TMS_SM remains set to the loop bit. Repeat for
each level of hierarchy.
If the Use Data/Instruction Header is enabled, fetch
the header length and data, set the count length, and
drive the TDO_SM with header data until the header
length is zero and while TMS_SM remains set to the
loop bit.
If the Compare or Mask/Compare is set, enable the
comparator.
Set the vector count length, and drive the TDO_SM
with vector data until the count length is one and
while TMS_SM remains set to the loop bit. In the
LotF mode if the count length is not zero and the
TDO buffer is empty, then gate TCK_SM until more
data are available in the TDO buffer. When TCK_SM
is disabled TMS_SM and TDO_SM will be driven
with their previous values.
If the Use Data/Instruction Trailer is enabled, fetch
the trailer length and data, set the count length, and
drive TDO_SM with trailer data until the trailer length
is one and while TMS_SM remains set to the loop
bit.
If the ScanBridge Support Initiate/Release bit is set:

Related parts for SCANSTA101SM