IPR-PCI/T32 Altera, IPR-PCI/T32 Datasheet - Page 230
IPR-PCI/T32
Manufacturer Part Number
IPR-PCI/T32
Description
IP CORE Renewal Of IP-PCI/T32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/T32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 230 of 358
- Download datasheet (3Mb)
Simulation Flow
Simulation Flow
4–20
PCI Compiler User Guide
This section describes the simulation flow using Altera PCI testbench.
Figure 4–5
using the PCI testbench.
Figure 4–5. Typical Verification Environment Using the PCI Testbench
The simulation flow using Altera PCI testbench comprises the following
steps.
1.
2.
3.
Use IP Toolbench to specify the PCI MegaCore function
configuration space parameters and generate an
IP functional simulation model of your custom PCI MegaCore
function.
Set the initialization parameters, which are defined in the master
transactor model source code. These parameters control the address
space reserved by the target transactor model and other PCI agents
on the PCI bus.
The master transactor defines the procedures (VHDL) or tasks
(Verilog HDL) needed to initiate PCI transactions in your testbench.
Add the commands that correspond to the transactions you want to
implement in your tests to the master transactor model source code.
At a minimum, you must add configuration commands to set the
BAR for the target transactor model and write the configuration
space of the PCI MegaCore function. Additionally, you can add
commands to initiate memory or I/O transactions to the PCI
MegaCore function.
Refer to
commands.
PCI Compiler Version 10.1
shows the block diagram of a typical verification environment
Testbench
Modules
Table 4–6 on page 4–8
PCI Bus
Altera Device
for more information about the user
Simulation Model
of an Altera PCI
IP Functional
MegaCore
Function
Altera PCI Testbench
Altera Corporation
Application
Design
Your
January 2011
Related parts for IPR-PCI/T32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: