IPR-PCI/T32 Altera, IPR-PCI/T32 Datasheet - Page 288
IPR-PCI/T32
Manufacturer Part Number
IPR-PCI/T32
Description
IP CORE Renewal Of IP-PCI/T32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/T32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 288 of 358
- Download datasheet (3Mb)
PCI Target Operation
7–20
PCI Compiler User Guide
A PCI read operation handled by the non-prefetchable bridge data path
has the following sequence of events:
1.
2.
3.
4.
While the PCI-Avalon is processing the non-prefetchable read, all
transactions are retried and not remembered.
Due to the required ordering rules, if there is a pending write transaction
in the opposite direction (Avalon-to-PCI), the non-prefetchable read
operation’s completion phase will be delayed. In other words, if a write
operation (flowing in the opposite direction of the current read operation)
is in the Avalon bridge first, the PCI-Avalon bridge will not complete the
read operation until the write operation completes.
If the non-prefetchable read latency timer expires before the read
transaction is complete, the non-prefetchable read transaction’s data is
discarded. The non-prefetchable read latency counter is set to 32,768
clocks.
In the request phase, the PCI bus issues a read transactions that
matches one of the BARs. The PCI-Avalon bridge claims the
transaction, stores its address, command and byte enables, and
issues a retry. The PCI-Avalon bridge claims transactions only if
there are no other transactions pending in the non-prefetchable data
path.
The PCI-Avalon bridge translates the PCI address to Avalon-MM
and passes the transaction to the non-prefetchable Avalon-MM
master port, which issues the transaction to the interconnect.
The data retrieved from Avalon is stored in a read response register
inside the PCI-Avalon bridge. The PCI-Avalon bridge will then wait
for the PCI bus to issue the same read transaction.
Finally, during the completion phase, the PCI bus issues the same
read transaction with exactly the same address, command and byte
enables, and then the PCI-Avalon bridge transfers the data, which
signals the end of the non-prefetchable read operation.
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/T32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: