IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 123
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 123 of 138
- Download datasheet (911Kb)
Pragma Reference
Example 6–4. Interrupt Header File
#ifndef ALT_C2H_COPROCESS_IRQ_H
#define ALT_C2H_COPROCESS_IRQ_H
#include "io.h"
#include "c2h_accelerator_base_addresses.h"
#define ACCELERATOR_MY_PROJECT_COPROCESS_GET_RETURN_VALUE() \
#define ACCELERATOR_MY_PROJECT_COPROCESS_CLEAR_IRQ() \
#define ACCELERATOR_MY_PROJECT_COPROCESS_BUSY() \
#endif /* ALT_C2H_COPROCESS_IRQ_H */
Unshare Pointer
Pragma
Altera Corporation
November 2009
(( int ) IORD_32DIRECT ( \
( IOWR_32DIRECT ( \
( IORD_32DIRECT ( \
f
ACCELERATOR_MY_PROJECT_COPROCESS_CPU_INTERFACE0_BASE, \
(1*sizeof(int))))
ACCELERATOR_MY_PROJECT_COPROCESS_CPU_INTERFACE0_BASE, \
(0*sizeof(int)), 0))
ACCELERATOR_MY_PROJECT_COPROCESS_CPU_INTERFACE0_BASE, \
((0*sizeof(int))) & 1) ^ 1)
The hardware accelerator does not have an IRQ level so you must open
the system in SOPC Builder and manually assign this value. After
assigning the IRQ level press the generate button because this is a change
outside of the Nios II IDE. You only have to do this manual step once. In
addition, you can use the
accelerate_my_project_coprocess_busy macro in a non-
interrupt based system in which the user code pulls for the done bit,
rather than using the automatically generated C wrapper.
Refer to the
Handbook
As discussed in
Reference
for multiple pointer dereference operations that connect to the same slave
port or group of slave ports. In certain cases, this causes a reduction in
performance. For example, in
be connected to both onchip_memory_0 and onchip_memory_1, but they
never access the same memory at the same time. By default, the C2H
compiler will attempt to share a single master between ptr_a and
ptr_b, preventing these dereference operations from being scheduled
concurrently and possibly degrading performance.
Nios II C2H Compiler User Guide
chapter, the C2H compiler automatically shares a master port
for more information about creating interrupt service routines.
Exception Handling
“Resource Sharing”
9.1
Example 6–5
chapter of the
in the
C-to-Hardware Mapping
both ptr_a and ptr_b must
Nios II Software Developer's
6–5
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-DSPBUILDER](/photos/39/51/395153/4696159_tmb.jpg)
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: