IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 92
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 92 of 138
- Download datasheet (911Kb)
Resource Sharing
3–52
Nios II C2H Compiler User Guide
The resource sharing technique used for memory accesses differs slightly
from all other sharable resources. Memory accesses which share the same
Avalon-MM master port use byte enables to control the width of the
access. The master port width is equal to the widest data type being
accessed. The other sharable resources do not use byte enables, so
operator inputs and result must be of equal width for the resource to be
shared. 8-bit and 16-bit operators are automatically promoted to be 32 bits
wide, so as long as both operands are either signed or unsigned, the
operator can be shared.
As previously mentioned, resources are not shared if the performance of
the hardware accelerator degrades. For example, if the algorithm is
capable of performing two multiplications in parallel, the C2H Compiler
does not share a multiplier resource. The C2H Compiler optimizes for
performance by default and enables sharing only when appropriate.
The exception to this rule is when two pointer dereferences occur that
access data from the same Avalon-MM memory port. The C2H Compiler
knows that memory arbitration already limits the performance of the
accelerator and so the resources are shared. This exception is bound to
Avalon-MM ports since multi-port components can be accessed
concurrently. If you use the appropriate connection pragma statements
and _ _ restrict_ _ qualifier, you can ensure that memory accesses
occur concurrently instead of becoming a shared Avalon-MM master
port.
The C2H Compiler only shares resources if they reside at the same level
within a loop or function.
shared and independent resources.
9.1
Figure 3–26
shows an algorithm which contains
Altera Corporation
November 2009
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-DSPBUILDER](/photos/39/51/395153/4696159_tmb.jpg)
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: