IPTR-C2H-NIOS Altera, IPTR-C2H-NIOS Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPTR-C2H-NIOS
Manufacturer Part Number
IPTR-C2H-NIOS
Description
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer
Altera
Datasheet
1.IPT-C2H-NIOS.pdf
(138 pages)
Specifications of IPTR-C2H-NIOS
Software Application
IP CORE, NIOS Processor And Functions
Core Architecture
Nios II
Features
ANSI C Compliance, Straightforward C-to-Hardware Mapping, Reporting Of Generated Results
Core Sub-architecture
Cyclone
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 7 of 138
- Download datasheet (911Kb)
User Guide
Overview
Altera Corporation
November 2009
The Nios
allows you to create custom hardware accelerators directly from ANSI C
source code. A hardware accelerator is a block of logic that implements a
C function in hardware, which often improves the execution performance
by an order of magnitude. Using the C2H Compiler, you can develop and
debug an algorithm in C targeting an Altera
quickly convert the C code to a hardware accelerator implemented in a
field programmable gate array (FPGA).
The C2H Compiler improves the performance of Nios II programs by
implementing specific C functions as hardware accelerators. The
C2H Compiler is not designed to create arbitrary hardware systems from
C code. Rather, the C2H Compiler is a tool for generating a hardware
accelerator module, functionally identical to the original C function, that
offloads and enhances the performance of the Nios II processor.
This user guide comprises the following chapters:
■
■
■
■
■
■
■
Chapter 1, Introduction to the C2H Compiler
background on the C2H Compiler and the concepts required to use
Chapter 2, Getting Started Tutorial
that teach you the first steps to begin using the C2H Compiler.
Chapter 3, C-to-Hardware Mapping Reference
how the C2H Compiler translates C constructs to hardware
structures.
Chapter 4, Understanding the C2H View
view to get performance information and to control the compilation
of accelerators.
Chapter 5, Accelerating Code Using the Nios II Software Build Tools
Command Line
Nios
Chapter 6, Pragma Reference
directives.
Chapter 7, ANSI C Compliance and Restrictions
sections of the ANSI C specification that the C2H Compiler does not
support.
it.
®
®
II C-to-Hardware Acceleration (C2H) Compiler is a tool that
II software build tools.
explains how to use the C2H Compiler with the
9.1
1. Introduction to the
summarizes usage of all C2H #pragma
provides hands-on instructions
®
Nios II processor, and then
helps you use the C2H
C2H Compiler
provides a detailed
provides reference on
documents all
1–1
Related parts for IPTR-C2H-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-DSPBUILDER](/photos/39/51/395153/4696159_tmb.jpg)
Part Number:
Description:
DSP BUILDER SOFTWARE
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: