AD9522-1BCPZ-REEL7 Analog Devices Inc, AD9522-1BCPZ-REEL7 Datasheet - Page 29

• Manufacturer Part Number: AD9522-1BCPZ-REEL7
• Description: 12- Channel Clock Generator W/Int VCO
• Manufacturer: Analog Devices Inc
• Type: Clock Generator, Fanout Distributionr

Specifications of AD9522-1BCPZ-REEL7

• Pll: Yes
• Input: CMOS, LVDS, LVPECL
• Output: CMOS, LVDS
• Number Of Circuits: 1
• Ratio - Input:output: 2:12, 2:24
• Differential - Input:output: Yes/Yes
• Frequency - Max: 2.65GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Frequency-max: 2.5GHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Mode 1: Clock Distribution or External VCO < 1600 MHz
When the external clock source to be distributed or the external
VCO/VCXO is <1600 MHz, a configuration that bypasses the
VCO divider can be used. This is the only difference from Mode 2.
Bypassing the VCO divider limits the frequency of the clock
source to <1600 MHz (due to the maximum input frequency
allowed at the channel dividers).
For clock distribution applications where the external clock is
<1600 MHz, the register settings shown in Table 23 should be used.
Table 23. Settings for Clock Distribution < 1600 MHz
Register
0x010[1:0] = 01b
0x1E1[0] = 1b
0x1E1[1] = 0b
When using the internal PLL with an external VCO < 1600 MHz,
the PLL must be turned on.
Description
PLL asynchronous power-down (PLL off )
Bypass the VCO divider as the source for
the distribution section
CLK selected as the source
Rev. 0 | Page 29 of 84
Table 24. Settings for Using Internal PLL with External VCO
< 1600 MHz
Register
0x1E1[0] = 1b
0x010[1:0] = 00b
An external VCO/VCXO requires an external loop filter that
must be connected between CP and the tuning pin of the VCO/
VCXO. This loop filter determines the loop bandwidth and stability
of the PLL. Make sure to select the proper PFD polarity for the
VCO/VCXO being used.
Table 25. Setting the PFD Polarity
Register
0x010[7] = 0b
0x010[7] = 1b
Description
PFD polarity positive (higher control voltage
produces higher frequency)
PFD polarity negative (higher control voltage
produces lower frequency)
Description
Bypass the VCO divider as the source for
the distribution section
PLL normal operation (PLL on) along
with other appropriate PLL settings in
0x010 to 0x01E
AD9522-1