ADSP-BF504BCPZ-4 Analog Devices Inc, ADSP-BF504BCPZ-4 Datasheet - Page 23

• Manufacturer Part Number: ADSP-BF504BCPZ-4
• Description: Low Cost Blackfin Wtih Processor Only
• Manufacturer: Analog Devices Inc
• Series: Blackfin®r
• Type: Fixed Pointr

Specifications of ADSP-BF504BCPZ-4

• Interface: CAN, EBI/EMI, I²C, IrDA, PPI, SPI, SPORT, UART/USART
• Clock Rate: 400MHz
• Non-volatile Memory: External
• On-chip Ram: 68kB
• Voltage - I/o: 1.8V, 2.5V, 3.3V
• Voltage - Core: 1.29V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Package / Case: *
• Rohs Compliant: YES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 12. ADC—Signal Descriptions (ADSP-BF506F Processor Only)
Signal Name
DGND
REF SELECT
AV
D
AGND
V
V
RANGE
SGL/DIFF
A0 to A2
CS
ADSCLK
A1
B1
CAP
DD
to V
to V
A, D
A6
B6
CAP
B (V
REF
)
Type Function
G
P
G
I
I
I
I
I
I
I
I
I
Digital Ground. This is the ground reference point for all digital circuitry on the internal ADC. Both DGND
pins should connect to the DGND plane of a system. The DGND and AGND voltages should ideally be
at the same potential and must not be more than 0.3 V apart, even on a transient basis.
is used as the reference source for both ADC A and ADC B. In addition, Pin D
tied to decoupling capacitors. If the REF SELECT pin is tied to a logic high, an external reference can be
supplied to the internal ADC through the D
Analog Supply Voltage, 2.7 V to 5.25 V. This is the only supply voltage for all analog circuitry on the
internal ADC. The AV
than 0.3 V apart, even on a transient basis. This supply should be decoupled to AGND.
Decoupling Capacitor Pins. Decoupling capacitors (470 nF recommended) are connected to these pins
to decouple the reference buffer for each respective ADC. Provided the output is buffered, the on-chip
reference can be taken from these pins and applied externally to the rest of a system. The range of the
external reference is dependent on the analog input range selected.
signals and any external reference signal should be referred to this AGND voltage. All three of these
AGND pins should connect to the AGND plane of a system. The AGND and DGND voltages ideally should
be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
Analog Inputs of ADC A. These may be programmed as six single-ended channels or three true differ-
ential analog input channel pairs. See
Analog Inputs of ADC B. These may be programmed as six single-ended channels or three true differ-
ential analog input channel pairs. See
Analog Input Range Selection. Logic input. The polarity on this pin determines the input range of the
analog input channels. If this pin is tied to a logic low, the analog input range is 0 V to V
tied to a logic high when CS goes low, the analog input range is 2 × V
Input Type and Channel
Logic Input. This pin selects whether the analog inputs are configured as differential pairs or single
ended. A logic low selects differential operation while a logic high selects single-ended operation. For
details, see
Multiplexer Select. Logic inputs. These inputs are used to select the pair of channels to be simultane-
ously converted, such as Channel 1 of both ADC A and ADC B, Channel 2 of both ADC A and ADC B, and
so on. The pair of channels selected may be two single-ended channels or two differential pairs. The
logic states of these pins need to be set up prior to the acquisition time and subsequent falling edge
of CS to correctly set up the multiplexer for that conversion. For further details, see
Input Type and Channel
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the internal ADC and framing the serial data transfer. When connecting CS to a processor signal that is
three-stated during reset and/or hibernate, adding a pull-up resistor may prove useful to avoid random
ADC operation.
Serial Clock. Logic input. A serial clock input provides the ADSCLK for accessing the data from the
internal ADC. This clock is also used as the clock source for the conversion process.
Internal/External Reference Selection. Logic input. If this pin is tied to DGND, the on-chip 2.5 V reference
Analog Ground. Ground reference point for all analog circuitry on the internal ADC. All analog input
Table 53 (Analog Input Type and Channel
Rev. 0 | Page 23 of 80 | December 2010
DD
and DV
Selection).
Selection).
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
DD
voltages should ideally be at the same potential and must not be more
Table 53 (Analog Input Type and Channel
Table 53 (Analog Input Type and Channel
CAP
A and/or D
Selection).
CAP
B pins.
REF
. For details, see
CAP
A and Pin D
Selection).
Selection).
Table 53 (Analog
Table 53 (Analog
REF
CAP
. If this pin is
B must be