ADSP-BF504BCPZ-4 Analog Devices Inc, ADSP-BF504BCPZ-4 Datasheet - Page 8

• Manufacturer Part Number: ADSP-BF504BCPZ-4
• Description: Low Cost Blackfin Wtih Processor Only
• Manufacturer: Analog Devices Inc
• Series: Blackfin®r
• Type: Fixed Pointr

Specifications of ADSP-BF504BCPZ-4

• Interface: CAN, EBI/EMI, I²C, IrDA, PPI, SPI, SPORT, UART/USART
• Clock Rate: 400MHz
• Non-volatile Memory: External
• On-chip Ram: 68kB
• Voltage - I/o: 1.8V, 2.5V, 3.3V
• Voltage - Core: 1.29V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: *
• Package / Case: *
• Rohs Compliant: YES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADSP-BF504/ADSP-BF504F/ADSP-BF506F
Table 3. System Interrupt Controller (SIC) (Continued)
Event Control
The processor provides a very flexible mechanism to control the
processing of events. In the CEC, three registers are used to
coordinate and control events. Each register is 16 bits wide.
The SIC allows further control of event processing by providing
three pairs of 32-bit interrupt control and status registers. Each
register contains a bit, corresponding to each of the peripheral
interrupt events shown in
Peripheral Interrupt Source
MDMA Stream 1
Software Watchdog Timer
Port H Interrupt A
Port H Interrupt B
ACM Status Interrupt
ACM Interrupt
Reserved
Reserved
PWM0 Trip Interrupt
PWM0 Sync Interrupt
PWM1 Trip Interrupt
PWM1 Sync Interrupt
RSI Mask 1 Interrupt
Reserved
• CEC interrupt latch register (ILAT)—Indicates when
• CEC interrupt mask register (IMASK)—Controls the
• CEC interrupt pending register (IPEND)—The IPEND
• SIC interrupt mask registers (SIC_IMASKx)—Control the
events have been latched. The appropriate bit is set when
the processor has latched the event and is cleared when the
event has been accepted into the system. This register is
updated automatically by the controller, but it may be writ-
ten only when its corresponding IMASK bit is cleared.
masking and unmasking of individual events. When a bit is
set in the IMASK register, that event is unmasked and is
processed by the CEC when asserted. A cleared bit in the
IMASK register masks the event, preventing the processor
from servicing the event even though the event may be
latched in the ILAT register. This register may be read or
written while in supervisor mode. (Note that general-
purpose interrupts can be globally enabled and disabled
with the STI and CLI instructions, respectively.)
register keeps track of all nested events. A set bit in the
IPEND register indicates the event is currently active or
nested at some level. This register is updated automatically
by the controller but may be read while in supervisor mode.
masking and unmasking of each peripheral interrupt event.
When a bit is set in these registers, the corresponding
peripheral event is unmasked and is forwarded to the CEC
Table 3 on Page
Interrupt (at Reset)
7.
General-Purpose
IVG13
IVG13
IVG13
IVG13
IVG10
IVG10
IVG10
IVG10
IVG10
IVG10
IVG7
Rev. 0 | Page 8 of 80 | December 2010
—
—
—
56 through 63
Interrupt ID
Peripheral
Because multiple interrupt sources can map to a single general-
purpose interrupt, multiple pulse assertions can occur simulta-
neously, before or during interrupt processing for an interrupt
event already detected on this interrupt input. The IPEND reg-
ister contents are monitored by the SIC as the interrupt
acknowledgement.
The appropriate ILAT register bit is set when an interrupt rising
edge is detected (detection requires two core clock cycles). The
bit is cleared when the respective IPEND register bit is set. The
IPEND bit indicates that the event has entered into the proces-
sor pipeline. At this point the CEC recognizes and queues the
next rising edge event on the corresponding event input. The
minimum latency from the rising edge transition of the general-
purpose interrupt to the IPEND output asserted is three core
clock cycles; however, the latency can be much higher, depend-
ing on the activity within and the state of the processor.
43
44
45
46
47
48
49
50
51
52
53
54
55
• SIC interrupt status registers (SIC_ISRx)—As multiple
• SIC interrupt wakeup enable registers (SIC_IWRx)—By
when asserted. A cleared bit in these registers masks the
corresponding peripheral event, preventing the event from
propagating to the CEC.
peripherals can be mapped to a single event, these registers
allow the software to determine which peripheral event
source triggered the interrupt. A set bit indicates that the
peripheral is asserting the interrupt, and a cleared bit indi-
cates that the peripheral is not asserting the event.
enabling the corresponding bit in these registers, a periph-
eral can be configured to wake up the processor should the
core be idled or in sleep mode when the event is generated.
For more information, see
on Page
13.
Default Core
Interrupt ID
—
—
—
6
6
6
6
0
3
3
3
3
3
3
Dynamic Power Management
IAR5
IAR5
IAR5
IAR5
IAR5
IAR6
IAR6
IAR6
IAR6
IAR6
IAR6
IAR6
IAR6
—
SIC Registers
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1
IMASK1, ISR1, IWR1