LE58QL021BVC Zarlink, LE58QL021BVC Datasheet - Page 42

• Manufacturer Part Number: LE58QL021BVC
• Description: QUAD, SLAC, PROG CODEC, 3.3V, 20 I/0, PQT44, LEAD FREE
• Manufacturer: Zarlink

40/41h Write/Read Transmit Time Slot and PCM Highway Selection
Transmit PCM Highway
Transmit Time Slot
PCM Highway B is not available on the Le58QL021/031 QLSLAC devices.
* Power Up and Hardware Reset (RST) Value = 00h, 01h, 02h, 03h for Channels 1, 2, 3, and 4, respectively.
42/43h Write/Read Receive Time Slot and PCM Highway Selection
Receive PCM Highway
Receive Time Slot
PCM Highway B is not available on the Le58QL021 and the Le58QL031 QLSLAC devices.
* Power Up and Hardware Reset (RST) Value = 00h, 01h, 02h, 03h for channels 1, 2, 3, and 4, respectively.
44/45h Write/Read Transmit Clock Slot, Receive Clock Slot, and Transmit Clock Edge
Transmit on A and B
Transmit Edge
Receive Clock Slot
Transmit Clock Slot
The XE bit and the clock slots apply to all four channels; however, they cannot be written or read unless at least one channel is
selected in the Channel Enable Register.
* Power Up and Hardware Reset (RST) Value = 00h.
Command
I/O Data
Command
I/O Data
Command
I/O Data
R/W = 0: Write
R/W = 1: Read
R/W = 0: Write
R/W = 1: Read
R/W = 0: Write
R/W = 1: Read
TPCM = 0*
TPCM = 1
TTS = 0–127
RPCM = 0*
RPCM = 1
RTS = 0–127
TAB = 0*
TAB = 1
XE = 0*
XE = 1
RCS = 0*–7
TCS = 0*–7
Transmit on Highway A (see TAB in Command 44/45h)
Transmit on Highway B (see TAB in Command 44/45h)
Time Slot Number (TTS0 is LSB, TTS6 is MSB)
Receive on Highway A
Receive on Highway B
Time Slot Number (RTS0 is LSB, RTS6 is MSB)
Transmit data on highway selected by TPCM (See Command 40/41h on
Transmit data on both highways A and B
Transmit changes on negative edge of PCLK
Transmit changes on positive edge of PCLK
Receive Clock Slot number
Transmit Clock Slot number
RPCM
TPCM
TAB
D
D
D
0
0
0
7
7
7
Zarlink Semiconductor Inc.
TTS6
RTS6
XE
D
D
D
1
1
1
6
6
6
42
RCS2
TTS5
RTS5
D
D
D
0
0
0
5
5
5
RTS4
RCS1
TTS4
D
D
D
0
0
0
4
4
4
RCS0
RTS3
TTS3
D
D
D
0
0
0
3
3
3
RTS2
TCS2
TTS2
D
D
D
0
0
1
2
2
2
RTS1
TCS1
TTS1
D
D
D
0
1
0
1
1
1
TTS0
RTS0
TCS0
R/W
R/W
R/W
D
D
D
0
0
0
page
42).