MT48LC16M16A2P-75 L:D TR Micron Technology Inc, MT48LC16M16A2P-75 L:D TR Datasheet - Page 47

DRAM Chip SDRAM 256M-Bit 16Mx16 3.3V 54-Pin TSOP-II T/R

MT48LC16M16A2P-75 L:D TR

Manufacturer Part Number
MT48LC16M16A2P-75 L:D TR
Description
DRAM Chip SDRAM 256M-Bit 16Mx16 3.3V 54-Pin TSOP-II T/R
Manufacturer
Micron Technology Inc
Type
SDRAMr

Specifications of MT48LC16M16A2P-75 L:D TR

Package
54TSOP-II
Density
256 Mb
Address Bus Width
15 Bit
Operating Supply Voltage
3.3 V
Maximum Clock Rate
133 MHz
Maximum Random Access Time
6|5.4 ns
Operating Temperature
0 to 70 °C
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
256M (16Mx16)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Package / Case
54-TSOP II
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1191-2
Figure 18: Mode Register Definition
PDF: 09005aef8091e6d1
256Mb_sdr.pdf - Rev. N 1/10 EN
M8
0
M9
0
1
M7
0
to ensure compatibility
Programmed Burst Length
with future devices.
Single Location Access
BA1, BA0 = “0, 0”
Write Burst Mode
Defined
M6-M0
Program
Reserved
12
A12
11
A11
Operating Mode
Standard Operation
All other states reserved
10
A10
WB
M6
0
0
0
0
1
1
1
1
9
A9
M5
Op Mode
0
0
1
1
0
0
1
1
8
M4
A8
0
1
0
1
0
1
0
1
7
A7
CAS Latency
6
A6
47
CAS Latency
5
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
A5
2
3
4
A4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
M3
BT
0
1
3
A3
M2
0
0
0
0
1
1
1
1
Burst Length
2
M1
A2
0
0
1
1
0
0
1
1
M0
256Mb: x4, x8, x16 SDRAM
1
0
1
0
1
0
1
0
1
A1
0
A0
Reserved
Reserved
Reserved
Full Page
M3 = 0
Interleaved
Burst Type
Sequential
1
2
4
8
© 1999 Micron Technology, Inc. All rights reserved.
Mode Register (Mx)
Address Bus
Burst Length
Mode Register
Reserved
Reserved
Reserved
Reserved
M3 = 1
1
2
4
8

Related parts for MT48LC16M16A2P-75 L:D TR