LFE2M20E-6FN484C LATTICE SEMICONDUCTOR, LFE2M20E-6FN484C Datasheet - Page 81

no-image

LFE2M20E-6FN484C

Manufacturer Part Number
LFE2M20E-6FN484C
Description
FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet

Specifications of LFE2M20E-6FN484C

Package
484FBGA
Family Name
LatticeECP2M
Device Logic Units
19000
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
304
Ram Bits
1246208

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFE2M20E-6FN484C
Manufacturer:
Lattice
Quantity:
135
Part Number:
LFE2M20E-6FN484C
Manufacturer:
LATTICE
Quantity:
350
Part Number:
LFE2M20E-6FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFE2M20E-6FN484C
Manufacturer:
ALTERA
0
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
LATTICE
Quantity:
11
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
ALTERA
0
Part Number:
LFE2M20E-6FN484C-5I
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
LatticeECP2/M Internal Switching Characteristics
t
t
t
t
t
t
GPLL Parameters
t
SPLL Parameters
t
DSP Block Timing
t
t
t
t
t
t
t
t
t
t
t
1. Internal parameters are characterized but not tested on every device.
2. These parameters apply to LatticeECP devices only.
3. DSP Block is configured in Multiply Add/Sub 18x18 Mode.
HWREN_EBR
SUCE_EBR
HCE_EBR
RSTO_EBR
SUBE_EBR
HBE_EBR
RSTREC_GPLL
RSTREC_SPLL
SUI_DSP
HI_DSP
SUP_DSP
tHP_DSP
SUO_DSP
HO_DSP
COI_DSP
COP_DSP
COO_DSP
SUADDSUB
HADDSUB
Parameter
Hold Write/Read Enable to PFU Memory
Clock Enable Setup Time to EBR Output
Register
Clock Enable Hold Time to EBR Output
Register
Reset To Output Delay Time from EBR
Output Register
Byte Enable Set-Up Time to EBR Output
Register
Byte Enable Hold Time to EBR Output
Register
Reset Recovery to Rising Clock
Reset Recovery to Rising Clock
Input Register Setup Time
Input Register Hold Time
Pipeline Register Setup Time
Pipeline Register Hold Time
Output Register Setup Time
Output Register Hold Time
Input Register Clock to Output Time
Pipeline Register Clock to Output Time
Output Register Clock to Output Time
AddSub Input Register Setup Time
AddSub Input Register Hold Time
2,3
Description
Over Recommended Operating Conditions
3-29
-0.081
-0.115
0.123
0.138
0.139
-0.68
-1.25
-0.24
Min.
1.00
1.00
0.12
0.02
2.18
4.26
0.27
-7
Max.
1.03
3.92
1.87
0.50
DC and Switching Characteristics
LatticeECP2/M Family Data Sheet
1
-0.090
-0.130
0.156
0.134
0.155
-0.01
-0.77
-1.40
-0.26
Min.
1.00
1.00
0.13
2.42
4.71
0.29
(Continued)
-6
Max.
1.15
4.30
1.98
0.52
-0.100
-0.145
0.173
0.145
0.172
-0.03
-0.86
-1.54
-0.28
Min.
1.00
1.00
0.14
2.66
5.16
0.32
-5
Max.
1.26
4.68
2.08
0.55
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LFE2M20E-6FN484C