PSB50505EV13GXT Lantiq, PSB50505EV13GXT Datasheet - Page 172
PSB50505EV13GXT
Manufacturer Part Number
PSB50505EV13GXT
Description
Manufacturer
Lantiq
Datasheet
1.PSB50505EV13GXT.pdf
(290 pages)
Specifications of PSB50505EV13GXT
Lead Free Status / RoHS Status
Supplier Unconfirmed
- Current page: 172 of 290
- Download datasheet (4Mb)
ut_par
ex_par
crv_par
oq_ovf
eq_ovf
ck_eme
Note: Bits 6:0 are used for tracing error events. They are set on the occurrence of an
Data Sheet
error event and reset by a microprocessor read operation.
Bits 15:10 Bits are reset upon reading of the interrupt generating register.
Parity error on UTOPIA bus
Parity error on external RAM
In order to prevent external RAM parity errors, the external RAM should
be written completely during board initialization by the microprocessor.
0 =
1 =
Parity error on clock recovery interface
0 =
1 =
Output queue overflow
0 =
1 =
Error queue overflow
0 =
1 =
Emergency mode state change on one of the emergency mode enabled
ports (see ckmo)
0 =
1 =
False
True
False
True
False
True
False
True
False
True
172
PXB 4219E, PXB 4220E, PXB 4221E
Register Description
IWE8, V3.4
2003-01-20
Related parts for PSB50505EV13GXT
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet: