LAN9115-MT Standard Microsystems (SMSC), LAN9115-MT Datasheet - Page 109

no-image

LAN9115-MT

Manufacturer Part Number
LAN9115-MT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9115-MT

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
2.97V
Operating Supply Voltage (max)
3.63V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9115-MT
Manufacturer:
Standard
Quantity:
1 907
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
672
Part Number:
LAN9115-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC/PBF
Quantity:
182
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9115-MT
Quantity:
2
Company:
Part Number:
LAN9115-MT
Quantity:
124
Company:
Part Number:
LAN9115-MT
Quantity:
106
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
3 994
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
5.5.1
BITS
6-0
15
14
13
12
10
11
9
8
7
DESCRIPTION
Reset. 1 = software reset. Bit is self-clearing. For best results, when setting
this bit do not set other bits in this register.
Loopback. 1 = loopback mode, 0 = normal operation
Speed Select. 1 = 100Mbps, 0 = 10Mbps. Ignored if Auto Negotiation is
enabled (0.12 = 1).
Auto-Negotiation Enable. 1 = enable auto-negotiate process (overrides
0.13 and 0.8) 0 = disable auto-negotiate process.
Power Down. 1 = General power down-mode, 0 = normal operation.
Note:
Reserved
Restart Auto-Negotiate. 1 = restart auto-negotiate process 0 = normal
operation. Bit is self-clearing.
Duplex Mode. 1 = full duplex, 0 = half duplex. Ignored if Auto Negotiation
is enabled (0.12 = 1).
Collision Test. 1 = enable COL test, 0 = disable COL test
Reserved
Basic Control Register
Note 5.2
Index (In Decimal):
After this bit is cleared, the PHY may auto-negotiate with it's
partner station. This process may take a few seconds to complete.
Once auto-negotiation is complete, bit 5 of the PHY's Basic Status
Register will be set.
This default value of this bit is determined by Pin 74 "SPEED_SEL". Please refer to the
pin description section for more details
0
DATASHEET
109
Size:
16-bits
RW/SC
RW/SC
TYPE
RW
RW
RW
RW
RW
RW
RO
RO
Revision 1.5 (07-11-08)
See
See
DEFAULT
Note 5.2
Note 5.2
0
0
0
0
0
0
0
0

Related parts for LAN9115-MT