LAN9115-MT Standard Microsystems (SMSC), LAN9115-MT Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/6/632/standard_microsystems__smsc__sml.jpg)
LAN9115-MT
Manufacturer Part Number
LAN9115-MT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.LAN9115-MT.pdf
(136 pages)
Specifications of LAN9115-MT
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
2.97V
Operating Supply Voltage (max)
3.63V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9115-MT
Manufacturer:
Standard
Quantity:
1 907
Company:
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
672
Company:
Part Number:
LAN9115-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
3 994
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.5 (07-11-08)
5.3
BASE ADDRESS
+ OFFSET
5Ch
6Ch
7Ch
8Ch
9Ch
50h
54h
58h
60h
64h
68h
70h
74h
78h
80h
84h
88h
90h
94h
98h
A0h
A4h
A8h
The TX data FIFO is write only. It is aliased in 8 DWORD locations (accessed from the bus interface
as 8 pairs of atomic 16-bit accesses). The host write to any of the locations since they all access the
same TX data FIFO location and perform the same function.
Table 5.1, "LAN9115 Direct Address Register
the host bus.
System Control and Status Registers
MAC_CSR_DATA
MAC_CSR_CMD
WORD_SWAP
RX_FIFO_INF
TX_FIFO_INF
BYTE_TEST
RX_DP_CTL
RESERVED
RESERVED
FREE_RUN
PMT_CTRL
GPIO_CFG
RX_DROP
GPT_CFG
GPT_CNT
IRQ_CFG
FIFO_INT
SYMBOL
HW_CFG
INT_STS
RX_CFG
TX_CFG
ID_REV
INT_EN
Table 5.1 LAN9115 Direct Address Register Map
CONTROL AND STATUS REGISTERS
DATASHEET
Chip ID and Revision.
Main Interrupt Configuration
Interrupt Status
Interrupt Enable Register
Reserved for future use
Read-only byte order testing register
FIFO Level Interrupts
Receive Configuration
Transmit Configuration
Hardware Configuration
RX Datapath Control
Receive FIFO Information
Transmit FIFO Information
Power Management Control
General Purpose IO Configuration
General Purpose Timer Configuration
General Purpose Timer Count
Reserved for future use
WORD SWAP Register
Free Run Counter
RX Dropped Frames Counter
MAC CSR Synchronizer Command (MAC
CSR’s are indexed through this register)
MAC CSR Synchronizer Data
72
Map", lists the registers that are directly addressable by
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
REGISTER NAME
See “ID_REV—
Revision” on
Chip ID and
0000FFFFh
0000FFFFh
00000000h
00000000h
00000000h
87654321h
48000000h
00000000h
00000000h
00050000h
00000000h
00000000h
00001200h
00000000h
00000000h
00000000h
00000000h
00000000h
00000000h
DEFAULT
SMSC LAN9115
page 73.
-
-
-
Datasheet