LAN9115-MT Standard Microsystems (SMSC), LAN9115-MT Datasheet - Page 89

no-image

LAN9115-MT

Manufacturer Part Number
LAN9115-MT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9115-MT

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
2.97V
Operating Supply Voltage (max)
3.63V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9115-MT
Manufacturer:
Standard
Quantity:
1 907
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
672
Part Number:
LAN9115-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9115-MT
Manufacturer:
SMSC/PBF
Quantity:
182
Part Number:
LAN9115-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9115-MT
Quantity:
2
Company:
Part Number:
LAN9115-MT
Quantity:
124
Company:
Part Number:
LAN9115-MT
Quantity:
106
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
3 994
Part Number:
LAN9115-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9115
5.3.15
31-30
28-16
BITS
Bits
15-0
[22]
4:3
2:0
29
0
0
0
0
1
1
1
1
DESCRIPTION
Reserved
GP Timer Enable (TIMER_EN). When a one is written to this bit the GP
Timer is put into the run state. When cleared, the GP Timer is halted. On
the 1 to 0 transition of this bit the GPT_LOAD field will be preset to FFFFh.
Reserved
General Purpose Timer Pre-Load (GPT_LOAD). This value is pre-loaded
into the GP-Timer.
GPO Data 3-4 (GPODn). The value written is reflected on GPOn.
GPIO Data 0-2 (GPIODn). When enabled as an output, the value written is
reflected on GPIOn. When read, GPIOn reflects the current state of the
corresponding GPIO pin.
GPO3 – bit 3
GPO4 – bit 4
GPIO0 – bit 0
GPIO1 – bit 1
GPIO2 – bit 2
GPT_CFG-General Purpose Timer Configuration Register
This register configures the General Purpose timer. The GP Timer can be configured to generate host
interrupts at intervals defined in this register.
[21]
0
0
1
1
0
0
1
1
Offset:
[20]
0
1
0
1
0
1
0
1
Table 5.4 EEPROM Enable Bit Definitions
Description
8Ch
EEDIO FUNCTION
DATASHEET
TX_CLK
TX_EN
TX_EN
EEDIO
GPO3
GPO3
89
Size:
Reserved
Reserved
32 bits
EECLK FUNCTION
TYPE
RX_CLK
R/W
R/W
RX_DV
RX_DV
EECLK
RO
RO
GPO4
GPO4
Type
R/W
R/W
Revision 1.5 (07-11-08)
DEFAULT
FFFFh
Default
0
-
-
000
00

Related parts for LAN9115-MT