M66291GP#201 Renesas Electronics America, M66291GP#201 Datasheet - Page 36

IC USB CONTROLLER GEN-PUR 48LQFP

M66291GP#201

Manufacturer Part Number
M66291GP#201
Description
IC USB CONTROLLER GEN-PUR 48LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of M66291GP#201

Package / Case
48-LQFP
Mounting Type
Surface Mount
Current - Supply
30mA
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-20°C ~ 85°C
Interface
Serial
Controller Type
USB 2.0 Controller
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
ELANTEC
Quantity:
2 224
Company:
Part Number:
M66291GP#201M66291GP
Quantity:
1 194
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M66291GP#201M66291GP#RB0S
Manufacturer:
Renesas
Quantity:
4 000
M 6 6 2 9 1 G P / H P
2.14 Interrupt Status Register 2
R e v 1 . 0 1
(1) EPB_NRDY (Buffer Not Ready Interrupt) Bits (b6~b0)
b15
15~7
Interrupt Status Register 2 (INT_STATUS2)
6~0
0
0
-
b
USB bus
Interrupt output Occurrence of buffer not ready interrupt
USB bus
Interrupt output Occurrence of buffer not ready interrupt
The bit corresponding to each endpoint is set to “1” when IN token/OUT token is received with the buffer at
“not ready” state.
The “not ready” state refers to the state when EP0_PID bits and EPi_PID bits are set to BUF/STALL response
and means that the buffer could not be received and transmitted.
When this bit is set to “1”, if the EP0_PID and EPi_PID bits are set to BUF, NAK response is executed, and if
they are set to STALL, STALL response is executed.
When the EPB_NRE bit is set to “1”, if this bit is set to “1”, the INTN bit is set to “1”, causing the buffer not
ready interrupt to occur.
This bit is cleared by writing “0”.
2 0 0 4 . 1 1 . 0 1
Note:
Figure 2.9 Examples of Buffer Not Ready Interrupt Occurrence Timing (OUT transfer)
Reserved. Set it to “0”.
EPB_NRDY
Buffer Not Ready Interrupt
14
Figure 2.10 Examples of Buffer Not Ready Interrupt Occurrence Timing (IN transfer)
0
0
-
In case the endpoint is set to isochronous transfer (set by EPi_TYP bits), the corresponding bit of this register
may be set to “1”. Hence, do not set the corresponding bit of the Interrupt Enable Register 2 to “1”.
13
0
0
-
because the buffer could not be received
because the buffer could not be transmitted
p a g e 3 6 o f 1 2 2
12
0
0
-
Bit name
SYNC PID
SYNC PID
11
0
0
-
OUT token
Addr Endp CRC EOP
Addr Endp CRC EOP
IN token
10
0
0
-
9
0
0
-
0 :
1 :
0 :
1 :
b6 corresponds to EP6, ---b1 corresponds to EP1 and b0
corresponds to EP0.
Read
Write
8
0
0
-
No occurrence of interrupt
Occurrence of interrupt
Clear interrupt
Invalid (Ignored when written)
SYNC PID
SYNC PID
7
0
0
-
NAK/STALL
packet
Data packet
6
0
0
-
Data CRC EOP
EOP
Function
5
0
0
-
4
0
0
-
EPB_NRDY
SYNC PID
3
0
0
-
NAK/STALL
packet
2
0
0
-
<H/W reset : H'0000>
<S/W reset : H'0000>
<Address : H’1C>
<USB bus reset : ->
EOP
1
0
0
-
R
0
b0
0
0
-
W
0

Related parts for M66291GP#201