MT29F1G08ABADAH4:D Micron Technology Inc, MT29F1G08ABADAH4:D Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT29F1G08ABADAH4:D
Manufacturer Part Number
MT29F1G08ABADAH4:D
Description
MICMT29F1G08ABADAH4:D 1GB SLC NAND BGA
Manufacturer
Micron Technology Inc
Datasheet
1.MT29F1G08ABADAH4D.pdf
(93 pages)
Specifications of MT29F1G08ABADAH4:D
Cell Type
NAND
Density
8Gb
Interface Type
Parallel
Address Bus
27b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
VFBGA
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
128M
Supply Current
35mA
Mounting
Surface Mount
Pin Count
63
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT29F1G08ABADAH4:D
Manufacturer:
ROHM
Quantity:
1 001
Company:
Part Number:
MT29F1G08ABADAH4:D
Manufacturer:
MICRON
Quantity:
2 690
Company:
Part Number:
MT29F1G08ABADAH4:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
READ PAGE CACHE LAST (3Fh)
Figure 38: READ PAGE CACHE LAST (3Fh) Operation
PDF: 09005aef83e5ffed
m68a.pdf – Rev. D 06/10 EN
Cycle type
I/O[7:0]
RDY
(SEQUENTIAL OR RANDOM)
READ PAGE CACHE
Page Address N
As defined for
Command
31h
t
WB
t
RCBSY
The READ PAGE CACHE LAST (3Fh) command ends the read page cache sequence and
copies a page from the data register to the cache register. This command is accepted by
the die (LUN) when it is ready (RDY = 1, ARDY = 1). It is also accepted by the die (LUN)
during READ PAGE CACHE (31h, 00h-31h) operations (RDY = 1 and ARDY = 0).
To issue the READ PAGE CACHE LAST (3Fh) command, write 3Fh to the command reg-
ister. After this command is issued, R/B# goes LOW and the die (LUN) is busy
(RDY = 0, ARDY = 0) for
ready (RDY = 1, ARDY = 1). At this point, data can be output from the cache register,
beginning at column address 0. The RANDOM DATA READ (05h-E0h) command can be
used to change the column address of the data being output from the cache register.
t
RR
D
D0
OUT
D
…
OUT
t
RCBSY. After
D
D
OUT
55
n
Command
t
3Fh
RCBSY, R/B# goes HIGH and the die (LUN) is
Micron Technology, Inc. reserves the right to change products or specifications without notice.
1Gb x8, x16: NAND Flash Memory
t
WB
t
RCBSY
t
RR
D
© 2010 Micron Technology, Inc. All rights reserved.
D0
OUT
Read Operations
Page N
D
…
OUT
D
D
OUT
n