PPC460EX-SUB800N AMCC, PPC460EX-SUB800N Datasheet - Page 65

no-image

PPC460EX-SUB800N

Manufacturer Part Number
PPC460EX-SUB800N
Description
Manufacturer
AMCC
Datasheet
Revision 1.19 – June 17, 2009
Table 9. Signal Functional Description (Part 2 of 10)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3kΩ to OV
3. Must pull down (recommended value is 1kΩ to GND)
4. If not used, must pull up (recommended value is 3kΩ for LVTTL or 8.2kΩ for PCI to OV
5. If not used, must pull down (recommended value is 1kΩ)
6. Strapping input during reset; pull-up (recommended value is 3kΩ to OV
AMCC Proprietary
PCI0Reset
PCI Express Interface (n = 0 and 1)
PCIEnRefClk
PCIEnRefClk
PCIEnAVReg
PCIEnCalRN
PCIEnCalRP
PCIEnRx0:3
PCIEnRx0:3
PCIEnTx0:3
PCIEnTx0:3
Preliminary Data Sheet
GND) required
Signal Name
Brings PCI device registers and logic to a consistent state.
Reference Clock: 100MHz differential pair.
Note: AC coupling required. See “PCI-E and SATA Reference
Clock AC Coupling Recommendations” on page 100.
Analog obvservation point for manufacturing test of internal
voltage regulator.
Note: For normal operation, do not terminate.
Connect a 1.37k Ω ± 1% external calibration resistor between
these two pins.
Differential receive signal pairs.
PCIE0 is a single-channel (Rx0 only) interface.
PCIE1 is a four-channel (Rx0:3) interface.
Lane 0 is the LSB.
Differential transmit signal pairs.
PCIE0 is a single-channel (Tx0 only) interface.
PCIE1 is a four-channel (Tx0:3) interface.
Lane 0 is theLSB.
Note: AC couple only.
DD
or 8.2kΩ for PCI to OV
Description
460EX – PPC460EX Embedded Processor
DD
DD
) or pull-down (recommended value is 1kΩ to
or equivalent.
DD
or equivalent.
I/O
na
na
O
O
I
I
Rcvr w/term
Rcvr w/term
Drvr w/term
2.5V LVDS
2.5V LVDS
2.5V LVDS
3.3V PCI
Analog
Analog
Type
Notes
65

Related parts for PPC460EX-SUB800N