DSPB56366AG120 Freescale Semiconductor, DSPB56366AG120 Datasheet - Page 48

IC DSP 24BIT AUD 120MHZ 144-LQFP

DSPB56366AG120

Manufacturer Part Number
DSPB56366AG120
Description
IC DSP 24BIT AUD 120MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56366AG120

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
120MHz
Non-volatile Memory
ROM (240 kB)
On-chip Ram
69kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 110°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56366AG120
Manufacturer:
TOSHIBA
Quantity:
639
Part Number:
DSPB56366AG120
Manufacturer:
FREESCAL
Quantity:
273
Part Number:
DSPB56366AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
3-22
1
2
3
4
5
6
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
No.
The number of wait states for Page mode access is specified in the DCR.
The refresh period is specified in the DCR.
The asynchronous delays specified in the expressions are valid for
All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t
read-after-read or write-after-write sequences).
BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page
access.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
Column address valid to CAS assertion
CAS assertion to column address not valid
Last column address valid to RAS deassertion
WR deassertion to CAS assertion
CAS deassertion to WR assertion
CAS assertion to WR deassertion
WR assertion pulse width
Last WR assertion to RAS deassertion
WR assertion to CAS deassertion
Data valid to CAS assertion (write)
CAS assertion to data not valid (write)
WR assertion to CAS assertion
Last RD assertion to RAS deassertion
RD assertion to data valid
RD deassertion to data not valid
WR assertion to data active
WR deassertion to data high impedance
Table 3-12 DRAM Page Mode Timings, Four Wait States
Characteristics
6
DSP56366 Technical Data, Rev. 3.1
DSP56366
Symbol
t
t
t
t
t
t
t
t
t
t
WCH
t
WCS
CAH
RCS
RCH
RWL
CWL
t
ROH
t
ASC
RAL
t
t
WP
DS
DH
GA
GZ
.
1.25 × T
3.25 × T
3.75 × T
1.25 × T
3.25 × T
0.75 × T
1, 2, 3
1.25 × T
4.75 × T
3.5 × T
4.5 × T
0.5 × T
3.5 × T
4.5 × T
Expression
5 × T
0.25 × T
T
C
OFF
(continued)
− 4.0
C
C
C
C
C
C
C
C
C
C
C
C
C
− 4.0
C
− 4.0
− 4.5
− 4.0
− 4.0
− 4.0
− 4.0
− 4.2
− 4.3
− 4.3
− 4.3
− 7.0
− 0.3
− 4.0
and not t
C
4
Freescale Semiconductor
25.2
37.7
22.9
33.0
35.3
26.9
25.2
33.5
PC
Min
4.3
6.4
6.4
0.2
6.1
0.0
5.9
GZ
equals 3 × T
.
Max
20.1
2.1
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
C
for

Related parts for DSPB56366AG120