EP2AGX190FF35C6N Altera, EP2AGX190FF35C6N Datasheet - Page 471

no-image

EP2AGX190FF35C6N

Manufacturer Part Number
EP2AGX190FF35C6N
Description
IC ARRIA II GX 190K 1152FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX190FF35C6N

Number Of Logic Elements/cells
181165
Number Of Labs/clbs
7612
Total Ram Bits
9939
Number Of I /o
612
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
190300
# I/os (max)
612
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
190300
Ram Bits
10380902.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX190FF35C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX190FF35C6N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX190FF35C6N
0
Chapter 1: Transceiver Architecture in Arria II Devices
Test Modes
Test Modes
Figure 1–81. Serial Loopback Datapath
December 2010 Altera Corporation
Fabric
FPGA
Serial Loopback
1
Arria II GX and GZ devices provide various loopback options, pattern generators, and
verifiers that allow you to ensure the working of different functional blocks in the
transceiver channel. These modes include:
If you generate a Transmitter-only or Receiver-only configuration and enable
loopback mode, you will have an extra port that you must connect to the transceiver’s
counterpart port. These ports are described in
list).
This option is available for all functional modes except PCIe mode.
the datapath for serial loopback.
The data from the FPGA fabric passes through the transmitter channel and loops back
to the receiver channel, bypassing the receiver input buffer. The received data is
available to the FPGA logic for verification. Using this option, you can check the
operation for all enabled PCS and PMA functional blocks in the transmitter and
receiver channels.
When you enable the serial loopback option, the ALTGX MegaWizard Plug-In
Manager provides the rx_seriallpbken port to dynamically enable serial loopback on
a channel-by-channel basis when the signal is asserted high.
Serial loopback
Reverse serial loopback
Reverse serial pre-CDR loopback
PCIe reverse parallel loopback
BIST and PRBS Modes
Compensation
wrclk
TX Phase
FIFO
rdclk
wrclk
Byte Serializer
Receiver Channel PCS
Transmitter Channel PCS
rdclk
8B/10B Encoder
Table 1–30 on page 1–98
Arria II Device Handbook Volume 2: Transceivers
Figure 1–81
(the PMA port
Transmitter Channel
Receiver Channel
Serial Loopback
PMA
PMA
shows
1–85

Related parts for EP2AGX190FF35C6N