XCV50E-6PQ240I Xilinx Inc, XCV50E-6PQ240I Datasheet - Page 54
![no-image](/images/no-image-200.jpg)
XCV50E-6PQ240I
Manufacturer Part Number
XCV50E-6PQ240I
Description
IC FPGA 1.8V I-TEMP 240-PQFP
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Datasheet
1.XCV50E-6PQ240I.pdf
(233 pages)
Specifications of XCV50E-6PQ240I
Number Of Logic Elements/cells
1728
Number Of Labs/clbs
384
Total Ram Bits
65536
Number Of I /o
158
Number Of Gates
71693
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCV50E-6PQ240I
Manufacturer:
XilinxInc
Quantity:
3 000
- Current page: 54 of 233
- Download datasheet (2Mb)
Virtex™-E 1.8 V Field Programmable Gate Arrays
Optional N-side
Some designers might prefer to also instantiate the N-side
buffer for the global clock buffer. This allows the top-level net
list to include net connections for both PCB layout and sys-
tem-level integration. In this case, only the output P-side
IBUFG connection has a net connected to it. Since the
N-side IBUFG does not have a connection in the EDIF net
list, it is trimmed from the design in MAP.
VHDL Instantiation
Verilog Instantiation
Location Constraints
All LVDS buffers must be explicitly placed on a device. For
the global clock input buffers this can be done with the fol-
lowing constraint in the .ucf or .ncf file.
GCLKPAD3 can also be replaced with the package pin
name, such as D17 for the BG432 package.
Creating LVDS Input Buffers
An LVDS input buffer can be placed in a wide number of IOB
locations. The exact location is dependent on the package
that is used. The Virtex-E package information lists the pos-
sible locations as IO_L#P for the P-side and IO_L#N for the
N-side where # is the pair number.
HDL Instantiation
Only one input buffer is required to be instantiated in the
design and placed on the correct IO_L#P location. The
N-side of the buffer is reserved and no other IOB is allowed
to be placed on this location. In the physical device, a con-
figuration option is enabled that routes the pad wire from the
IO_L#N IOB to the differential input buffer located in the
IO_L#P IOB. The output of this buffer then drives the output
of the IO_L#P cell or the input register in the IO_L#P IOB. In
EPIC it appears that the second buffer is unused. Any
attempt to use this location for another purpose leads to a
DRC error in the software.
VHDL Instantiation
Module 2 of 4
48
gclk0_p : IBUFG_LVDS port map
(I=>clk_p_external, O=>clk_internal);
gclk0_n : IBUFG_LVDS port map
(I=>clk_n_external, O=>clk_internal);
IBUFG_LVDS gclk0_p (.I(clk_p_external),
.O(clk_internal));
IBUFG_LVDS gclk0_n (.I(clk_n_external),
.O(clk_internal));
NET clk_p_external LOC = GCLKPAD3;
NET clk_n_external LOC = C17;
data0_p : IBUF_LVDS port map (I=>data(0),
O=>data_int(0));
www.xilinx.com
1-800-255-7778
Verilog Instantiation
Location Constraints
All LVDS buffers must be explicitly placed on a device. For
the input buffers this can be done with the following con-
straint in the .ucf or .ncf file.
Optional N-side
Some designers might prefer to also instantiate the N-side
buffer for the input buffer. This allows the top-level net list to
include net connections for both PCB layout and sys-
tem-level integration. In this case, only the output P-side
IBUF connection has a net connected to it. Since the N-side
IBUF does not have a connection in the EDIF net list, it is
trimmed from the design in MAP.
VHDL Instantiation
Verilog Instantiation
Location Constraints
All LVDS buffers must be explicitly placed on a device. For
the global clock input buffers this can be done with the fol-
lowing constraint in the .ucf or .ncf file.
Adding an Input Register
All LVDS buffers can have an input register in the IOB. The
input register is in the P-side IOB only. All the normal IOB
register options are available (FD, FDE, FDC, FDCE, FDP,
FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LDC, LDCE,
LDP, LDPE). The register elements can be inferred or
explicitly instantiated in the HDL code.
The register elements can be packed in the IOB using the
IOB property to TRUE on the register or by using the “map
-pr [i|o|b]” where “i” is inputs only, “o” is outputs only and “b”
is both inputs and outputs.
To improve design coding times VHDL and Verilog synthesis
macro libraries available to explicitly create these structures.
The input library macros are listed in
inputs to the macros are the external net connections.
IBUF_LVDS data0_p (.I(data[0]),
.O(data_int[0]));
NET data<0> LOC = D28; # IO_L0P
data0_p : IBUF_LVDS port map
(I=>data_p(0), O=>data_int(0));
data0_n : IBUF_LVDS port map
(I=>data_n(0), O=>open);
IBUF_LVDS data0_p (.I(data_p[0]),
.O(data_int[0]));
IBUF_LVDS data0_n (.I(data_n[0]), .O());
NET data_p<0> LOC = D28; # IO_L0P
NET data_n<0> LOC = B29; # IO_L0N
Production Product Specification
DS022-2 (v2.6.1) June 15, 2004
Table
42. The I and IB
R
Related parts for XCV50E-6PQ240I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XCV50E-7PQ240C](/photos/6/74/67425/xcv50e-7pq240c_tmb.jpg)
Part Number:
Description:
IC FPGA 1.8V 71K GATES 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-6CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-6FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-6CS144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-7CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-6FG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-7FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-7CS144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-8CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-7FG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-8FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-7PQ240I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-8PQ240C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV50E-6PQ240C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex™-E Family 20.736K Gates 1728 Cells 357MHz 0.18um (CMOS) Technology 1.8V 240-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet: