MC68EC020FG25 Freescale Semiconductor, MC68EC020FG25 Datasheet - Page 152

IC MPU 32 BIT 25MHZ 100-QFP

MC68EC020FG25

Manufacturer Part Number
MC68EC020FG25
Description
IC MPU 32 BIT 25MHZ 100-QFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC020FG25

Processor Type
M680x0 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
MC68EC020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC020FG25
Manufacturer:
MOT
Quantity:
11
Part Number:
MC68EC020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
MOTOROLA
SP
SP
SP
SP
+$0C
+$02
+$06
+$02
+$06
+$02
+$06
+$08
+$02
+$06
+$08
+$12
FOUR-WORD STACK FRAME — FORMAT $0
STACK FRAME (10 WORDS) — FORMAT $9
15
15
15
15
0 0 0 0
0 0 0 1
0 0 1 0
1 0 0 1
COPROCESSOR MIDINSTRUCTION
STACK FRAME — FORMAT $1
STACK FRAME — FORMAT $2
THROWAWAY FOUR-WORD
INSTRUCTION ADDRESS
INSTRUCTION ADDRESS
INTERNAL REGISTERS,
PROGRAM COUNTER
PROGRAM COUNTER
PROGRAM COUNTER
PROGRAM COUNTER
Stack Frames
STATUS REGISTER
STATUS REGISTER
STATUS REGISTER
STATUS REGISTER
SIX-WORD
4 WORDS
VECTOR OFFSET
VECTOR OFFSET
VECTOR OFFSET
VECTOR OFFSET
Table 6-5. Exception Stack Frames
M68020 USER’S MANUAL
0
0
0
0
Interrupt
Format Error
TRAP #N
Illegal Instruction
A-Line Instruction
F-Line Instruction
Privilege Violation
Coprocessor
Preinstruction
Created on
Interrupt Stack
during interrupt
exception processing
when transition from
master state to
interrupt state occurs
CHK
CHK2
cpTRAPcc
TRAPcc
TRAPPV
Trace
Zero Divide
MMU Configuration
Coprocessor
Postinstruction
Coprocessor
Midinstruction
Main-Detected
Protocol Violation
Interrupt Detected
During Coprocessor
Instruction
(supported with 'null
come again with
interrupts allowed'
primitive)
Exception Types (Stacked PC Points to)
[Next instruction]
[RTE or cpRESTORE instruction
[NEXT instruction]
[Illegal instruction]
[A-line instruction]
[F-line instruction]
[First word of instruction causing
Privilege Violation]
[Opword of instruction that
returned the 'take preinstruction'
primitive]
[Next instruction — same as on
master stack]
[Next instruction for all these
exceptions]
INSTRUCTION ADDRESS
is the address of the instruction
that caused the exception
[Next word to be fetched from
instruction stream for all these
exceptions]
INSTRUCTION ADDRESS
is the address of the instruction
that caused the exception
6- 27

Related parts for MC68EC020FG25